CN102646400A - Display driving circuit, driving method and liquid crystal display device - Google Patents
Display driving circuit, driving method and liquid crystal display device Download PDFInfo
- Publication number
- CN102646400A CN102646400A CN2011102322167A CN201110232216A CN102646400A CN 102646400 A CN102646400 A CN 102646400A CN 2011102322167 A CN2011102322167 A CN 2011102322167A CN 201110232216 A CN201110232216 A CN 201110232216A CN 102646400 A CN102646400 A CN 102646400A
- Authority
- CN
- China
- Prior art keywords
- signal
- working storage
- circuit
- chip selection
- gate driver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a display driving circuit for preventing generation of water waves and improving the display performance of an LCD (liquid crystal display). The circuit is characterized in that a first input end of a time sequence control circuit is connected with a system end, and the time sequence control circuit is used for outputting a clock signal to a source driving circuit and outputting a time sequence control signal to a grid driving circuit; a first input end of a first register is connected with the system end, and the first register is used for outputting a data signal to the source driving circuit after receiving an effective chip selection signal sent by the grid driving circuit; a first input end of a second register is connected with the system end, and the second register is used for outputting a data signal to the source driving circuit after receiving an effective chip selection signal sent by the grid driving circuit; the source driving circuit is used for outputting a source driving voltage to a pixel circuit array in a liquid crystal display device; and the grid driving circuit is used for outputting a a chip selection signal to the first register and the second register and outputting a grid driving voltage to the pixel circuit array.
Description
Technical field
The present invention relates to electricity and field of liquid crystal display, particularly a kind of circuit of display driving, driving method and liquid crystal indicator.
Background technology
The electrode of the pixel of LCD (LCD) the employing matrix structure of arranging; Promptly connect together the electrode of the pixel of horizontal direction, be referred to as column electrode, connect together the electrode of the pixel of vertical process; Be referred to as the row electrode, the position of each pixel cell is all confirmed by the place row and the position of row.
The dynamic driving of Liquid Crystal Module is that circulation applies unbalanced pulse to each column electrode of going; Provide the data pulse of this row pixel for simultaneously the row electrode; Thereby realize the driving of all pixel cells; This line scanning is carried out line by line, and cycle period is very short, makes LCDs can present metastable image effect.Suppose that scanning one frame required time is T, then the frame number of scan round is frame rate F in 1 second
Fr(F
Fr=1/T), if the line number of a frame scan is D, delegation is the T/D of a frame the shared demonstration time so, that is to say, and the Liquid Crystal Module of dynamic driving, each on the screen put and shown F p.s.
FrInferior, the demonstration time is T/D at every turn, i.e. the display frame of LCD is relatively stable.
Except the display frame of LCD can only be relatively stable; Backlight 110 has used PWM (Pulse-Width Modulation, width modulation) technology in order to control the adjustable brightness of display module; Make backlight brightly according to the bright back light of certain frequency, promptly backlight 110 is unsettled light sources.Suppose that its frequency is F
Bl, work as F
FrAnd F
BlIn the time of fully synchronously, i.e. F
BlBe F
FrN doubly when (wherein N is an integer), the ripples line on the display screen is static fully; Work as F
BlBe F
FrN+0.5 times the time, ripples line rolling speed is the fastest; Work as F
BlBetween F
FrN doubly and N+0.5 doubly between the time, the direction of scanning reverse rolling that the ripples line drives along LCD, and speed is accelerated gradually; Work as F
BlBetween F
FrN+0.5 doubly and N+1 doubly between the time, the ripples line rolls along the direction of scanning that LCD drives, and speed slows down gradually.This phenomenon that continuous rolling ripples line occurs is the frequency interference, can reduce the display performance of LCD, greatly influences viewing effect.
In order to solve this bad problem, available technology adopting with the method for calculating or tabling look-up, through the switching frequency of dynamic adjustment backlight 110, reaches the phenomenon of eliminating or alleviating the ripples line through the detection system transmitted frequency.But this method is to calculate backlight 110 switching frequencies that generate according to sweep frequency; Relatively stricter to frequency requirement; Permissible range need be controlled in the positive and negative 3Hz; And according to the interference origin cause of formation and actual test of ripples line, the elimination ripples line that this method can not be real, and just weakened the ripples line to a certain extent.
Summary of the invention
The embodiment of the invention provides a kind of circuit of display driving, driving method and liquid crystal indicator, is used to prevent the generation of ripples line, improves the display performance of LCD.
A kind of display drive method is applied to liquid crystal indicator, may further comprise the steps:
Sequential control circuit is to first working storage or second working storage, source electrode drive circuit clock signal respectively, and to gate driver circuit output timing control signal;
Said first working storage or said second working storage receive data-signal according to said clock signal from system end, and the data-signal that receives are sent into said sequential control circuit change;
Said gate driver circuit sends chip selection signal according to the timing control signal that receives to said first working storage and said second working storage, and according to the image element circuit array output gate drive voltage of the timing control signal that receives in liquid crystal indicator;
Said first working storage or said second working storage send the data-signal after changing to said source electrode drive circuit after receiving said chip selection signal;
Said source electrode drive circuit is exported the source electrode driving voltage according to clock signal that receives and data-signal to said image element circuit array.
A kind of circuit of display driving is applied to liquid crystal indicator, comprising: sequential control circuit, first working storage, second working storage, source electrode drive circuit and gate driver circuit;
The first input end of said sequential control circuit links to each other with system end; Be used for to said first working storage or said second working storage, said source electrode drive circuit clock signal respectively; Data-signal to said first working storage or the reception of said second working storage is changed, and to said gate driver circuit output timing control signal;
The first input end of said first working storage or said second working storage links to each other with said system end; Be used for receiving data-signal from system end according to said clock signal; The data-signal that receives is sent into said sequential control circuit change, and at the data-signal after said source electrode drive circuit output conversion behind the effective chip selection signal that receives said gate driver circuit transmission;
Said source electrode drive circuit is used for exporting the source electrode driving voltage according to clock signal that receives and data-signal to the image element circuit array of said liquid crystal indicator;
Said gate driver circuit is used for exporting chip selection signal according to the timing control signal that receives to said first working storage and said second working storage, and exports gate drive voltage according to the timing control signal that receives to said image element circuit array.
A kind of liquid crystal indicator comprises described circuit of display driving.
The embodiment of the invention makes scanning hocket through both direction, thereby can effectively offset issuable ripples line through two working storages, improves the display performance of LCD.
Description of drawings
Fig. 1 be circuit of display driving in the embodiment of the invention structural drawing and with the connection layout of image element circuit array;
Fig. 2 is the primary structure figure of liquid crystal indicator in the embodiment of the invention;
Fig. 3 is the main process flow diagram of display drive method in the embodiment of the invention;
Fig. 4 is the sequential chart that display drives in the embodiment of the invention.
Embodiment
Circuit of display driving in the embodiment of the invention comprises: sequential control circuit, first working storage, second working storage, source electrode drive circuit and gate driver circuit; The first input end of said sequential control circuit links to each other with system end; Be used for to said first working storage or said second working storage, said source electrode drive circuit clock signal respectively; Data-signal to said first working storage or the reception of said second working storage is changed, and to said gate driver circuit output timing control signal; The first input end of said first working storage links to each other with said system end; Be used for receiving data-signal from system end according to said clock signal; The data-signal that receives is sent into said sequential control circuit change, and at the data-signal after said source electrode drive circuit output conversion behind the effective chip selection signal that receives said gate driver circuit transmission; The first input end of said second working storage links to each other with said system end; Be used for receiving data-signal from system end according to said clock signal; The data-signal that receives is sent into said sequential control circuit change, and at the data-signal after said source electrode drive circuit output conversion behind the effective chip selection signal that receives said gate driver circuit transmission; Said source electrode drive circuit is used for exporting the source electrode driving voltage according to clock signal that receives and data-signal to the image element circuit array of said liquid crystal indicator; Said gate driver circuit is used for exporting chip selection signal according to the timing control signal that receives to said first working storage and said second working storage, and exports gate drive voltage according to the timing control signal that receives to said image element circuit array.The embodiment of the invention makes scanning hocket through both direction, thereby can effectively offset issuable ripples line through two working storages, improves the display performance of LCD.
Referring to Fig. 1, the circuit of display driving in the embodiment of the invention comprises sequential control circuit 101, first working storage 102, second working storage 103, source electrode drive circuit 104 and gate driver circuit 105.Said circuit of display driving links to each other with image element circuit array 109 in the liquid crystal indicator.The first input end of sequential control circuit 101 links to each other with system end; First output terminal links to each other with the first input end of source electrode drive circuit 104; Second output terminal links to each other with the first input end of gate driver circuit 105; First interaction end links to each other with the interaction end of gate driver circuit 105, and second interaction end links to each other with the interaction end of first working storage 102, and the 3rd interaction end links to each other with the interaction end of second working storage 103; Said first interaction end can think that input end also can be output terminal; Can bi-directional transmission of information, the first input end of first working storage 102 links to each other with system end, and second input end links to each other with first output terminal of gate driver circuit 105; Output terminal links to each other with second input end of source electrode drive circuit 104; The first input end of second working storage 103 links to each other with system end, and second input end links to each other with second output terminal of gate driver circuit 105, and output terminal links to each other with the 3rd input end of source electrode drive circuit 104; The source electrode of every row TFT (TFT) links to each other in the image element circuit array 109 in the output terminal of source electrode drive circuit 104 and the liquid crystal indicator, and the grid of every capable TFT links to each other in the image element circuit array 109 in the output terminal of gate driver circuit 105 and the liquid crystal indicator.Concrete, the embodiment of the invention is that example describes with the positivity liquid crystal.
First working storage 102 is used for receiving data-signal according to said clock signal from system end; The data-signal that receives is sent into said sequential control circuit 101 change, and at the data-signal after said source electrode drive circuit 104 output conversions behind the effective chip selection signal that receives said gate driver circuit 105 transmissions.The data-signal that the clock signal receiving system end that first working storage 102 sends according to sequential control circuit 101 sends; Said data-signal returns first working storage 102 after sequential control circuit 101 is changed; First working storage 102 is temporarily stored it; After receiving effective chip selection signal that gate driver circuit 105 sends; Stored data signal is sent to source electrode drive circuit 104, converts this data-signal into source drive voltage for source electrode drive circuit 104, according to the clock signal that receives with this source drive voltage transmission to image element circuit array 109.Chip selection signal described in the embodiment of the invention can be the F/LCS signal.If the F/LCS signal is first level signal; Then first working storage 102 confirms that the chip selection signal that receives is effective chip selection signal; Then stored data signal is sent to source electrode drive circuit 104; If the F/LCS signal is second level signal, then first working storage 102 confirms that the chip selection signal that receives is invalid chip selection signal, does not operate.Be that low level signal, second level signal are that high level signal is that example describes with first level signal in the embodiment of the invention.Concrete, first working storage 102 can be FIFO (FIFO) working storage in the embodiment of the invention.
Second working storage 103 is used for receiving data-signal according to said clock signal from system end; The data-signal that receives is sent into said sequential control circuit 101 change, and at the data-signal after said source electrode drive circuit 104 output conversions behind the effective chip selection signal that receives said gate driver circuit 105 transmissions.The data-signal that the clock signal receiving system end that second working storage 103 sends according to sequential control circuit 101 sends; Said data-signal returns first working storage 102 after sequential control circuit 101 is changed; First working storage 102 is temporarily stored it; After receiving effective chip selection signal that gate driver circuit 105 sends; Stored data signal is sent to source electrode drive circuit 104, converts this data-signal into source drive voltage for source electrode drive circuit 104, according to the clock signal that receives with this source drive voltage transmission to image element circuit array 109.Chip selection signal described in the embodiment of the invention can be the F/LCS signal; If the F/LCS signal is first level signal; Then second working storage 103 confirms that the chip selection signal that receives is invalid chip selection signal, does not operate, if the L/R signal is second level signal; Then second working storage 103 confirms that the chip selection signal that receives is effective chip selection signal, then stored data signal is sent to source electrode drive circuit 104.Be that low level signal, second level signal are that high level signal is that example describes with first level signal in the embodiment of the invention.Concrete, second working storage 103 can be LIFO (afterwards going into earlier) working storage in the embodiment of the invention.
Source electrode drive circuit 104 is used for exporting the source electrode driving voltages according to clock signal that receives and data-signal to the image element circuit array 109 of said liquid crystal indicator.Source electrode drive circuit 104 receives the clock signal that sequential control circuit 101 sends; And the data-signal of first working storage 102 or 103 transmissions of second working storage; Convert said data-signal into source drive voltage, according to clock signal with said source drive voltage transmission to image element circuit array 109.Wherein, Said data-signal can be the MINI-LVDS signal; Source electrode drive circuit 104 can be to transfer to image element circuit array 109 behind TTL (transistor-transistor logic level) signal with this MINI-LVDS conversion of signals, and promptly said source drive voltage is the TTL signal.
Referring to Fig. 2; The embodiment of the invention also provides a kind of liquid crystal indicator, and it comprises said circuit of display driving, said image element circuit array 109; Backlight 110 also comprises DCDC (DC-to-dc) change-over circuit 106, gamma circuit (Gamma Circuit) 107 and backlight circuit 108.The input end of DCDC change-over circuit 106 links to each other with system end; First output terminal links to each other with second input end of sequential control circuit 101; Second output terminal links to each other with second input end of gate driver circuit 105; The 3rd output terminal links to each other with the four-input terminal of source electrode drive circuit 104, and the 4th output terminal links to each other with the input end of gamma circuit 107; The output terminal of gamma circuit 107 links to each other with the 5th input end of source electrode drive circuit 104; The input end of backlight circuit 108 links to each other with system end, and output terminal links to each other with backlight 110.
DCDC change-over circuit 106 is used for the voltage signal that receives is changed, and the voltage signal after will changing is exported to sequential control circuit 101, gate driver circuit 105, source electrode drive circuit 104 and gamma circuit 107 respectively.The voltage signal VDD of DCDC change-over circuit 106 receiving system ends output; Be converted into the required varying voltage signal of sequential control circuit 101, gate driver circuit 105, source electrode drive circuit 104 and gamma circuit 107, export to sequential control circuit 101, gate driver circuit 105, source electrode drive circuit 104 and gamma circuit 107 more respectively.For example; DCDC change-over circuit 106 can provide different digital voltage signals for sequential control circuit 101 and gate driver circuit 105; For source electrode drive circuit 104 provides the power supply signal of digital voltage signal as source electrode drive circuit 104; And the reference voltage signal of analog voltage signal as source electrode drive circuit 104 is provided, for gamma circuit 107 provides analog voltage signal.
Below specifically introduce display drive method.
Referring to Fig. 3, be the main method flow process of display driving in the embodiment of the invention:
Step 301: sequential control circuit 101 reaches to gate driver circuit 105 output timing control signals to source electrode drive circuit 104, first working storage 102 or second working storage, 103 difference clock signals;
Step 302: said first working storage 102 or said second working storage 103 receive data-signal according to said clock signal from system end, and the data-signal that receives are sent into said sequential control circuit 101 change;
Step 303: said gate driver circuit 105 sends chip selection signal according to the timing control signal that receives to said first working storage 102 and said second working storage 103, and according to the image element circuit array 109 output gate drive voltages of the timing control signal that receives in liquid crystal indicator.Wherein, step 302 and step 303 can be by random orders;
Step 304: said first working storage 102 or said second working storage 103 receive the data-signal after said source electrode drive circuit 104 sends conversion behind the said chip selection signal.First working storage 102 or second working storage 103 send the data-signal after sequential control circuit 101 conversions to source electrode drive circuit 104 after receiving said chip selection signal;
Step 305: said source electrode drive circuit 104 is exported the source electrode driving voltages according to clock signal that receives and data-signal to said image element circuit array 109.
As shown in Figure 4, be the sequential chart of display drive method in the embodiment of the invention.This driving process can comprise following two stages:
Phase one:
The clock signal that sequential control circuit 101 receiving system ends send; The clock signal of this LVDS form is converted into the clock signal after source electrode drive circuit 104 output conversions after the clock signal of MINI-LVDS form; And to gate driver circuit 105 output CPV signals, L/R signal; Suppose that the L/R signal is first level signal this moment; Then sequential control circuit 101 to gate driver circuit 105 output be the STV1I signal, sequential control circuit 101 is to first working storage, 102 clock signals, so that first working storage 102 receives data-signal from system end simultaneously; And the data-signal that receives is sent into sequential control circuit 101 change, sequential control circuit 101 converts the data-signal of LVDS form into to be sent into first working storage 102 behind the data-signal of MINI-LVDS form and temporarily stores; After gate driver circuit 105 receives CPV signal, L/R signal, STV1I signal; Send effective chip selection signal to first working storage 102, first working storage 102 is started working, and send invalid chip selection signal to second working storage 103; Second working storage 103 is interrupted, do not operate.And gate driver circuit 104 begins after receiving CPV signal and L/R signal according to sweep frequency and scan mode to image element circuit array 109 output scanning signals; It is gate drive voltage; The scan mode of this moment is for from left to right; Promptly the first row grid from image element circuit array 109 begins scanning, to last column grid end of image element circuit array 109.First working storage 102 is exported to source electrode drive circuit 104 with stored data signal after receiving effective chip selection signal; Source electrode drive circuit 104 is exported the source electrode drive voltage signal according to clock signal that receives and data-signal to image element circuit array 109, and said source drive voltage signal can be the TTL signal.During the end of scan, gate driver circuit 105 can generate the STV1O signal and export to sequential control circuit 101, so that sequential control circuit 101 generates the STV2I signal after receiving this signal, and the driving process of beginning subordinate phase.
Subordinate phase:
The clock signal that sequential control circuit 101 receiving system ends send; The clock signal of this LVDS form is converted into the clock signal after source electrode drive circuit 104 output conversions after the clock signal of MINI-LVDS form; And to gate driver circuit 105 output CPV signals, L/R signal, STV2I signal; This moment, the L/R signal was second level signal; Sequential control circuit 101 is to second working storage, 103 clock signals simultaneously; So that second working storage 103 receives data-signal from system end, and sends the data-signal that receives into sequential control circuit 101 and change, sequential control circuit 101 converts the data-signal of LVDS form into to be sent into second working storage 103 behind the data-signal of MINI-LVDS form and temporarily stores; After gate driver circuit 105 receives CPV signal, L/R signal, STV2I signal; Send effective chip selection signal to second working storage 103, second working storage 103 is started working, and send invalid chip selection signal to first working storage 102; First working storage 102 is interrupted, do not operate.And gate driver circuit 104 begins after receiving CPV signal and L/R signal according to sweep frequency and scan mode to image element circuit array 109 output scanning signals; It is gate drive voltage; The scan mode of this moment is for from right to left; Promptly last column grid from image element circuit array 109 begins scanning, to the first row grid end of image element circuit array 109.Second working storage 103 is exported to source electrode drive circuit 104 with stored data signal after receiving effective chip selection signal; Source electrode drive circuit 104 is exported the source electrode drive voltage signal according to clock signal that receives and data-signal to image element circuit array 109, and said source drive voltage signal can be the TTL signal.During the end of scan, gate driver circuit 105 can generate the STV2O signal and export to sequential control circuit 101, so that sequential control circuit 101 produces the STV1I signal after receiving this signal, and the driving process of beginning phase one.So cycle alternation scans.
Circuit of display driving in the embodiment of the invention comprises: sequential control circuit 101, the first working storages 102, the second working storages 103, source electrode drive circuit 104 and gate driver circuit 105; The first input end of said sequential control circuit 101 links to each other with system end; Be used for to said first working storage 102 or said second working storage 103, said source electrode drive circuit 104 clock signals respectively; Data-signal to said first working storage 102 or 103 receptions of said second working storage is changed, and to said gate driver circuit 105 output timing control signals; The first input end of said first working storage 102 links to each other with said system end; Be used for receiving data-signal from system end according to said clock signal; The data-signal that receives is sent into said sequential control circuit 101 change, and at the data-signal after said source electrode drive circuit 104 output conversions behind the effective chip selection signal that receives said gate driver circuit 105 transmissions; The first input end of said second working storage 103 links to each other with said system end; Be used for receiving data-signal from system end according to said clock signal; The data-signal that receives is sent into said sequential control circuit 101 change, and at the data-signal after said source electrode drive circuit 104 output conversions behind the effective chip selection signal that receives said gate driver circuit 105 transmissions; Said source electrode drive circuit 104 is used for exporting the source electrode driving voltages according to clock signal that receives and data-signal to the image element circuit array 109 of said liquid crystal indicator; Said gate driver circuit 105 is used for exporting chip selection signals according to the timing control signal that receives to said first working storage 102 and said second working storage 103, and exports gate drive voltages according to the timing control signal that receives to said image element circuit array 109.
According to principle of interference; The generation of ripples line is that principle of the present invention is to interfere on the basis of the ripples line that produces in original frequency, adds a refreshing frequency again because the pulse width modulation frequency occurrence frequency interference of refreshing frequency and backlight 110 causes; Frequency to produce is in contrast interfered; Promptly two reverse refreshing frequencys and a pulse width modulation frequency carry out the frequency interference, and two interference effects are cancelled out each other, and reach the effect of eliminating the ripples line.For example: STV1 and modulating frequency are interfered and ripples line upwards occurred; Then opposite with the direction of scanning of STV1 STV2 and modulating frequency are interfered downward ripples line will occur; The rolling frequency of ripples line is identical with the ripples line rolling frequency that makes progress; So can offset, vice versa.Like this then realized eliminating the purpose of ripples lines, effectively improved the display performance of LCD.And be extra one second working storage 103 that increased, circuit of display driving is simple in structure, be easy to realize, and with low cost, help practical application.
Obviously, those skilled in the art can carry out various changes and modification to the present invention and not break away from the spirit and scope of the present invention.Like this, belong within the scope of claim of the present invention and equivalent technologies thereof if of the present invention these are revised with modification, then the present invention also is intended to comprise these changes and modification interior.
Claims (13)
1. a display drive method is applied to liquid crystal indicator, it is characterized in that, may further comprise the steps:
Sequential control circuit is to first working storage or second working storage, source electrode drive circuit clock signal respectively, and to gate driver circuit output timing control signal;
Said first working storage or said second working storage receive data-signal according to said clock signal from system end, and the data-signal that receives are sent into said sequential control circuit change;
Said gate driver circuit sends chip selection signal according to the timing control signal that receives to said first working storage and said second working storage, and according to the image element circuit array output gate drive voltage of the timing control signal that receives in said liquid crystal indicator;
Said first working storage or said second working storage send the data-signal after changing to said source electrode drive circuit after receiving said chip selection signal;
Said source electrode drive circuit is exported the source electrode driving voltage according to clock signal that receives and data-signal to said image element circuit array.
2. the method for claim 1 is characterized in that, said timing control signal comprises line scan signals, shifted left/right signal and frame start signal; Said frame start signal comprises first frame start signal or second frame start signal.
3. method as claimed in claim 2 is characterized in that, after gate driver circuit received said timing control signal, the step of sending chip selection signal to first working storage and second working storage comprised:
The shifted left/right signal that receives when said gate driver circuit is first level signal, when said gate driver circuit sends effective chip selection signal to said first working storage, and sends invalid chip selection signal to said second working storage;
When the shifted left/right signal of said gate driver circuit reception was second level signal, said gate driver circuit sent invalid chip selection signal to said first working storage, and sends effective chip selection signal to said second working storage.
4. method as claimed in claim 3 is characterized in that, the step of exporting gate drive voltage according to the image element circuit array of the timing control signal that receives in liquid crystal indicator comprises:
When said gate driver circuit sends effective chip selection signal to said first working storage; And when said second working storage sent invalid chip selection signal, said gate driver circuit was exported gate drive voltage from the first row beginning order of said image element circuit array to said image element circuit array according to said shifted left/right signal and line scan signals; Or
When said gate driver circuit sends invalid chip selection signal to said first working storage; And when said second working storage sent effective chip selection signal, said gate driver circuit began reverse to said image element circuit array output gate drive voltage according to said shifted left/right signal and line scan signals from last column of said image element circuit array.
5. method as claimed in claim 3; It is characterized in that first working storage or second working storage receive behind the said chip selection signal step of sending data-signal to source electrode drive circuit and comprise: send the data-signal after said sequential control circuit conversion to source electrode drive circuit after first working storage or second working storage are receiving said effective chip selection signal.
6. method as claimed in claim 2 is characterized in that, also comprises step:
During the end of scan, said gate driver circuit is exported the first frame end signal or the second frame end signal to said sequential control circuit;
Said sequential control circuit produces second frame start signal when receiving the first frame end signal, or when receiving the second frame end signal, produces first frame start signal.
7. a circuit of display driving is applied to liquid crystal indicator, it is characterized in that, comprising: sequential control circuit, first working storage, second working storage, source electrode drive circuit and gate driver circuit;
The first input end of said sequential control circuit links to each other with system end; Be used for to said first working storage or said second working storage, said source electrode drive circuit clock signal respectively; Data-signal to said first working storage or the reception of said second working storage is changed, and to said gate driver circuit output timing control signal;
The first input end of said first working storage or said second working storage links to each other with said system end; Be used for receiving data-signal from system end according to said clock signal; The data-signal that receives is sent into said sequential control circuit change, and at the data-signal after said source electrode drive circuit output conversion behind the effective chip selection signal that receives said gate driver circuit transmission;
Said source electrode drive circuit is used for exporting the source electrode driving voltage according to clock signal that receives and data-signal to the image element circuit array of said liquid crystal indicator;
Said gate driver circuit is used for exporting chip selection signal according to the timing control signal that receives to said first working storage and said second working storage, and exports gate drive voltage according to the timing control signal that receives to said image element circuit array.
8. circuit of display driving as claimed in claim 7 is characterized in that said timing control signal comprises line scan signals, shifted left/right signal and frame start signal; Said frame start signal comprises first frame start signal or second frame start signal.
9. circuit of display driving as claimed in claim 8 is characterized in that said gate driver circuit is used for
When the shifted left/right signal that receives is first level signal, sends effective chip selection signal to said first working storage, and send invalid chip selection signal to said second working storage; Or
When the shifted left/right signal that receives is second level signal, send invalid chip selection signal to said first working storage, and send effective chip selection signal to said second working storage.
10. circuit of display driving as claimed in claim 9 is characterized in that said gate driver circuit is used for
When sending effective chip selection signal to said first working storage; And when said second working storage sends invalid chip selection signal, export gate drive voltage from the first row beginning order of said image element circuit array to said image element circuit array according to said shifted left/right signal and line scan signals; Or
When sending invalid chip selection signal to said first working storage; And when said second working storage sends effective chip selection signal, begin reverse from last column of said image element circuit array to said image element circuit array output gate drive voltage according to said shifted left/right signal and line scan signals.
11. circuit of display driving as claimed in claim 9 is characterized in that, said first working storage is used for after receiving said effective chip selection signal, sending the data-signal after said sequential control circuit conversion to source electrode drive circuit;
Said second working storage is used for after receiving said effective chip selection signal, sending the data-signal after said sequential control circuit conversion to source electrode drive circuit.
12. circuit of display driving as claimed in claim 8 is characterized in that, said gate driver circuit also is used for when the end of scan, exporting the first frame end signal or the second frame end signal to said sequential control circuit;
Said sequential control circuit also is used for when receiving the first frame end signal, producing second frame start signal, or when receiving the second frame end signal, produces first frame start signal.
13. a liquid crystal indicator is characterized in that, comprises the described circuit of display driving like claim 1-8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110232216 CN102646400B (en) | 2011-08-15 | 2011-08-15 | Display driving circuit, driving method and liquid crystal display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110232216 CN102646400B (en) | 2011-08-15 | 2011-08-15 | Display driving circuit, driving method and liquid crystal display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102646400A true CN102646400A (en) | 2012-08-22 |
| CN102646400B CN102646400B (en) | 2013-12-18 |
Family
ID=46659204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110232216 Expired - Fee Related CN102646400B (en) | 2011-08-15 | 2011-08-15 | Display driving circuit, driving method and liquid crystal display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102646400B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103218969A (en) * | 2013-03-12 | 2013-07-24 | 惠州雷曼光电科技有限公司 | Image displaying method, driving device and displaying system |
| US10283068B1 (en) | 2017-11-03 | 2019-05-07 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | GOA circuit |
| WO2019085180A1 (en) * | 2017-11-03 | 2019-05-09 | 深圳市华星光电半导体显示技术有限公司 | Goa circuit |
| CN115457899A (en) * | 2022-05-20 | 2022-12-09 | 友达光电股份有限公司 | Drive device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050258780A1 (en) * | 2004-04-08 | 2005-11-24 | Chi Mei Optoelectronics Corp. | Lamp frequency control system for display and method for controlling lamp frequency |
| CN1896815A (en) * | 2005-08-31 | 2007-01-17 | 南京Lg同创彩色显示系统有限责任公司 | Current control device of liquid crystal display circulation device |
| CN1963913A (en) * | 2006-11-27 | 2007-05-16 | 友达光电股份有限公司 | Driving apparatus and method for LCD |
| CN101847379A (en) * | 2009-03-27 | 2010-09-29 | 北京京东方光电科技有限公司 | Drive circuit and drive method of liquid crystal display |
-
2011
- 2011-08-15 CN CN 201110232216 patent/CN102646400B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050258780A1 (en) * | 2004-04-08 | 2005-11-24 | Chi Mei Optoelectronics Corp. | Lamp frequency control system for display and method for controlling lamp frequency |
| CN1896815A (en) * | 2005-08-31 | 2007-01-17 | 南京Lg同创彩色显示系统有限责任公司 | Current control device of liquid crystal display circulation device |
| CN1963913A (en) * | 2006-11-27 | 2007-05-16 | 友达光电股份有限公司 | Driving apparatus and method for LCD |
| CN101847379A (en) * | 2009-03-27 | 2010-09-29 | 北京京东方光电科技有限公司 | Drive circuit and drive method of liquid crystal display |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103218969A (en) * | 2013-03-12 | 2013-07-24 | 惠州雷曼光电科技有限公司 | Image displaying method, driving device and displaying system |
| US10283068B1 (en) | 2017-11-03 | 2019-05-07 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | GOA circuit |
| WO2019085180A1 (en) * | 2017-11-03 | 2019-05-09 | 深圳市华星光电半导体显示技术有限公司 | Goa circuit |
| CN115457899A (en) * | 2022-05-20 | 2022-12-09 | 友达光电股份有限公司 | Drive device |
| TWI818546B (en) * | 2022-05-20 | 2023-10-11 | 友達光電股份有限公司 | Driving device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102646400B (en) | 2013-12-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8368629B2 (en) | Liquid crystal display | |
| US9390666B2 (en) | Display device capable of driving at low speed | |
| CN102479494B (en) | Liquid crystal display device | |
| US9153182B2 (en) | Electrophoretic panel and driving method thereof | |
| CN102568413A (en) | Liquid crystal display device and driving method thereof | |
| CN101833921B (en) | Driving device and driving method of data line of liquid crystal display | |
| CN101174398A (en) | Driving method of liquid crystal display apparatus and driving circuit of the same | |
| TWI385633B (en) | Driving device and related transformation device of output enable signals in an lcd device | |
| US20140320465A1 (en) | Display Device For Low Speed Drive And Method For Driving The Same | |
| CN104115216A (en) | Driving device and display device | |
| CN100507648C (en) | Apparatus and method for transmission data, apparatus and method for driving image display device using the same | |
| CN103021351A (en) | Display device and method of canceling offset thereof | |
| CN103700358A (en) | GIP (Gate In Panel) type LCD (Liquid Crystal Display) device | |
| KR102279280B1 (en) | Display Device and Driving Method for the Same | |
| CN106920524A (en) | Display panel and driving method | |
| JP2007304555A (en) | Liquid crystal display and drive method therefor | |
| CN101393726B (en) | Pixel grey scale spreading method, pixel capacitor charging time driving method and device | |
| KR20090002994A (en) | Driving apparatus and method for display device and display device including the same | |
| WO2018000592A1 (en) | Liquid crystal display and data driver thereof | |
| CN103474039A (en) | Grid line driving method, grid driving circuit and display device | |
| CN102087839B (en) | Device and method for driving liquid crystal display device | |
| CN103971656B (en) | Display panel and gate driver | |
| CN101285949A (en) | LCD device driving method | |
| CN102646400B (en) | Display driving circuit, driving method and liquid crystal display device | |
| KR102019763B1 (en) | Liquid crystal display device and driving method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: JINGDONGFANG SCIENCE AND TECHNOLOGY GROUP CO., LTD Free format text: FORMER OWNER: BEIJING BOE PHOTOELECTRICITY SCIENCE + TECHNOLOGY CO., LTD. Effective date: 20150630 Owner name: BEIJING BOE PHOTOELECTRICITY SCIENCE + TECHNOLOGY Effective date: 20150630 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20150630 Address after: 100015 Jiuxianqiao Road, Beijing, No. 10, No. Patentee after: BOE Technology Group Co., Ltd. Patentee after: Beijing BOE Photoelectricity Science & Technology Co., Ltd. Address before: 100176 Beijing city in Western Daxing District economic and Technological Development Zone, Road No. 8 Patentee before: Beijing BOE Photoelectricity Science & Technology Co., Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20131218 Termination date: 20200815 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |