Nothing Special   »   [go: up one dir, main page]

CN102315347A - Light emitting diode epitaxial structure and manufacture method thereof - Google Patents

Light emitting diode epitaxial structure and manufacture method thereof Download PDF

Info

Publication number
CN102315347A
CN102315347A CN2010102175750A CN201010217575A CN102315347A CN 102315347 A CN102315347 A CN 102315347A CN 2010102175750 A CN2010102175750 A CN 2010102175750A CN 201010217575 A CN201010217575 A CN 201010217575A CN 102315347 A CN102315347 A CN 102315347A
Authority
CN
China
Prior art keywords
layer
light
emitting diode
epitaxial structure
diode epitaxial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010102175750A
Other languages
Chinese (zh)
Other versions
CN102315347B (en
Inventor
黄世晟
凃博闵
杨顺贵
黄嘉宏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rongchuang Energy Technology Co ltd
Zhanjing Technology Shenzhen Co Ltd
Original Assignee
Rongchuang Energy Technology Co ltd
Zhanjing Technology Shenzhen Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rongchuang Energy Technology Co ltd, Zhanjing Technology Shenzhen Co Ltd filed Critical Rongchuang Energy Technology Co ltd
Priority to CN201010217575.0A priority Critical patent/CN102315347B/en
Priority to US12/975,235 priority patent/US8501582B2/en
Publication of CN102315347A publication Critical patent/CN102315347A/en
Priority to US13/926,419 priority patent/US8629534B2/en
Application granted granted Critical
Publication of CN102315347B publication Critical patent/CN102315347B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02614Transformation of metal, e.g. oxidation, nitridation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639Preparation of substrate for selective deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02647Lateral overgrowth
    • H01L21/0265Pendeoepitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/12Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Led Devices (AREA)

Abstract

The invention relates to a light emitting diode epitaxial structure, which comprises a silicon substrate and a semiconductor structure layer, wherein a patterned dielectric layer and a block layer are formed on the silicon substrate, and a plurality of separated hole gaps are formed between the semiconductor structure layer and the substrate. The epitaxial structure has the advantages that because the separated hole gaps are formed between the semiconductor structure layer and the substrate, the residual stress can be effectively relieved because of thermal expansion coefficient differences between the semiconductor structure layer and the substrate, and the non-defective product rate of the epitaxial structure is ensured. The invention also provides a method for manufacturing the epitaxial structure.

Description

Light-emitting diode epitaxial structure and manufacturing approach thereof
Technical field
The present invention relates to a kind of epitaxial structure and manufacturing approach thereof, be meant a kind of epitaxial structure and manufacturing approach thereof of light-emitting diode especially.
Background technology
Light-emitting diode relies on its high light efficiency, low energy consumption, advantage such as pollution-free, has been applied among the increasing occasion, has much the trend that replaces conventional light source.
The chip of existing light-emitting diode is normally by a sapphire substrate and be grown in that group III nitride compound luminescent layer on the sapphire substrate constituted.Yet the chip of this kind structure causes integral heat sink not good because the sapphire thermal conductivity is relatively poor, influences the life-span of chip operation easily.It is to adopt the silicon substrate group III nitride compound ray structure of growing that the part light-emitting diode chip for backlight unit is also arranged at present, utilizes the high thermoconductivity of silicon substrate to promote the heat dispersion of chip.Yet the silicon substrate of this kind chip and the thermal expansion coefficient difference of group III nitride compound are bigger, cause group III nitride compound in when growth brilliant quality of heap of stone to take place easily and worsen and chap even and make wafer loss, influence the yields of chip.
Summary of the invention
The present invention aims to provide a kind of yields higher light-emitting diode epitaxial structure and manufacturing approach thereof.
A kind of light-emitting diode epitaxial structure comprises a silicon substrate, semiconductor structure layer, is formed with the dielectric layer and the barrier layer of a patterning on this silicon substrate, is formed with a plurality of holes that separate between this semiconductor structure layer and the substrate.
A kind of manufacturing approach of light-emitting diode epitaxial structure comprises:
One silicon substrate is provided;
On this silicon substrate, form an aluminum film layer;
On aluminum film layer, form a patterned light blockage layer;
Etching aluminum film layer and form the pattern identical with the photoresist layer pattern;
Remove photoresist layer;
Silicon substrate is placed under the oxygen containing environment, make its Al thin film layer and silicon be oxidized to aluminium oxide and silica;
On aluminium oxide, form a resilient coating;
Growth semiconductor ray structure layer on resilient coating, this semiconductor structure layer and silica separate and form a plurality of holes.
Compared with prior art; Light-emitting diode epitaxial structure of the present invention can directly be grown up on silicon substrate; Be to utilize the formation mechanism of aluminium oxide on silicon substrate, make the group iii nitride semiconductor structure sheaf can grow up on silicon substrate and reduce the phenomenon of embrittlement with prior art.Moreover, being formed with a plurality of holes between silicon substrate and the semiconductor structure layer, these holes can effectively be alleviated owing to thermal expansion coefficient difference causes the excessive problem of residual stress between substrate and the semiconductor structure layer, thereby guarantee that crystals growth of heap of stone is good.
With reference to the accompanying drawings, in conjunction with specific embodiment the present invention is done further description.
Description of drawings
Fig. 1 shows first step of making light-emitting diode epitaxial structure of the present invention.
Fig. 2 shows second step making light-emitting diode epitaxial structure of the present invention.
Fig. 3 shows the 3rd step making light-emitting diode epitaxial structure of the present invention.
Fig. 4 shows the 4th step making light-emitting diode epitaxial structure of the present invention.
Fig. 5 shows the 5th step making light-emitting diode epitaxial structure of the present invention.
Fig. 6 shows the light-emitting diode epitaxial structure of the first embodiment of the invention of making completion.
Fig. 7 shows the light-emitting diode epitaxial structure of the second embodiment of the invention of making completion.
The primary clustering symbol description
Substrate 100
Aluminum film layer 101
Dielectric layer 101a
Photoresist layer 102
Barrier layer 103
Semiconductor structure layer 104
Groove 105
Hole 106、106a
Embodiment
See also Fig. 6, show the epitaxial structure of the light-emitting diode of the first embodiment of the present invention.This epitaxial structure comprises a substrate 100, alternately be distributed in substrate 100 lip-deep dielectric layer 101a and a barrier layer 103 and grows in the semiconductor structure layer 104 on the dielectric layer 101a.This substrate 100 is processed by silicon (Si), to promote whole heat dispersion.This dielectric layer 101a is by aluminium nitride (AlN) or aluminium oxide (Al 2O 3) wait metal oxide materials to process, preferably, adopt aluminium oxide or aluminium nitride formation material in this enforcement as dielectric layer 101a.The material of this barrier layer 103 is silica (SiO 2) or silicon nitride (Si 3N 4).In the present embodiment, this dielectric layer 101a is discontinuously arranged in substrate 100 surfaces, and it is used to semiconductor structure layer 104 provides growth required substrate.Dielectric layer 101a is owing to discontinuously arranged a plurality of independently island district and a plurality of grooves 105 between these island districts of forming.Barrier layer 103 is distributed in the groove 105 that dielectric layer 101a breaks off and alternately is distributed in substrate 100 surfaces with dielectric layer 101a.The thickness of this barrier layer 103 is much smaller than the thickness of dielectric layer 101a, and preferably, the thickness of barrier layer 103 is equivalent to 1/5 of dielectric layer 101a thickness.Because silica or silicon nitride are polymorph, semiconductor structure layer 104 is difficult in its superficial growth, therefore utilizes the mode of laterally growing up, and by this semiconductor structure layer 104 of slowly growing on the dielectric layer 101a, covers this barrier layer 103 at last.This barrier layer 103 can intercept the growth of semiconductor structure layer 104, above substrate 100, to form the hole 106 at a plurality of intervals.The top of each hole 106 is the taper of convergent and is deep into semiconductor structure layer 104 inside.This semiconductor structure layer 104 comprises that the resilient coating and that grows on the dielectric layer 101a grows in the semiconductor light emitting structure layer on the resilient coating.This semiconductor light emitting structure layer is for comprising the group III nitride compound of gallium nitride (GaN), and it comprises a P type first bond course, a N type second bond course and the active layers between this first bond course and second bond course.This active layers can be in homostyructure (homostructure), heterostructure (heterostructure), double-heterostructure (double-heterostructure), quantum well structure (Quantum well structure) and the multiple quantum trap (Muti-Quantum well structure) a kind of.This active layers can be excited by electric current and produce photon and outwards give off the light of specific wavelength.
Because formed a plurality of holes 106 between semiconductor structure layer 104 and the substrate 100, the residual stress that occurs owing to thermal expansion coefficient difference between the two can be cushioned by these holes 106, thereby guarantees that epitaxial layer can grow on the substrate 100 well.
In addition; Because the bottom of semiconductor light emitting structure layer has a plurality of holes 106; The air refraction coefficient that is comprised in this hole 106 is less than the refraction coefficient of III-family nitrogen compound semiconductor; The light that active layers is sent towards substrate 100 is because of the reflection that makes progress of refraction coefficient difference, thereby promotes whole light extraction efficiency.
Be appreciated that ground, but also continuous distribution is in substrate 100 surfaces for this dielectric layer 101a, each groove 105 only is perforate and the thorough dielectric layer 101a of space between adjacent not that is opened on the dielectric layer 101a.
See also Fig. 1-6, the present invention also provides a kind of method of making above-mentioned epitaxial structure, and it comprises the steps:
1) silicon substrate 100 at first is provided;
2) on silicon substrate 100, form an aluminum film layer 101;
3) on aluminum film layer 101, form a patterned light blockage layer 102;
4) this aluminum film layer 101 of etching and forming and the identical pattern of photoresist layer 102 patterns;
5) remove photoresist layer 102;
6) silicon substrate 100 is placed under the condition of high-temperature oxygen-enriched or rich nitrogen, makes its surperficial silicon be oxidized to silica or be that silicon nitride forms barrier layer 103 by nitrogenize, aluminium is oxidized to aluminium oxide or is that aluminium nitride forms dielectric layer 101a by nitrogenize;
7) at aluminium oxide or the aln surface resilient coating of growing;
8) growth semiconductor luminescent layer on resilient coating.
In step 3), the pattern of photoresist layer 102 can design according to particular demands, is a plurality of evenly spaced each other island areas in the present embodiment.This photoresist layer 102 can be G-line eurymeric photoresist layer, I-line eurymeric photoresist layer, H-line eurymeric photoresist layer or DUV eurymeric photoresist layer.Be appreciated that ground, photoresist layer 102 can also be the photoresistance of the other types that adapt with light shield design and relevant processing procedure.This pattern can be the continuity pattern, and for example circular, polygon or discontinuous pattern be strip for example.
In step 5); The mode that can adopt exposure earlier to develop again removes photoresist layer 102; Particularly; Employed light source can be the ultraviolet light of wavelength between 200nm-400nm in exposure process, and employed developer solution can or include NaOH (NaOH) or the inorganic alkaline solution of potassium hydroxide (KOH) for the organic basic solution that includes TMAH (TMAH) in developing process.
In step 6), reaction temperature was regulated according to the thickness and the reaction time of aluminum film layer 101, was preferably more than 1000 degrees centigrade in the present embodiment.
Above-mentioned aluminum film layer 101 can pass through hot vapour deposition method (Thermal Evaporation; TE), electron beam evaporation plating method (E-beam Evaporation; EBE), ion beam sputtering deposition method (Ion beam Sputter; IBS), chemical vapour deposition technique (CVD), physical vaporous deposition (PVD) and galvanoplastic are formed on the substrate 100.Above-mentioned semiconductor light emitting layer 104 can pass through Metalorganic chemical vapor deposition method (MOCVD), molecular beam epitaxy method (Molecular Beam Epitaxy; MBE) or halide chemical gaseous phase brilliant method (Hydride Vapor Phase Epitaxy of heap of stone; HVPE) grow on the resilient coating.
In the present embodiment, the position of close together does not have growing semiconductor structure layer 104 and forms hole 106 directly over barrier layer 103, and in distance position far away owing to the semiconductor light emitting layer cross growth is connected to an integral body.Please consult Fig. 7 in the lump; Be appreciated that ground, through the width and the ratio of the thickness of semiconductor structure layer 104 of controlling each groove 105 semiconductor structure layer 104 position far away directly over barrier layer 103 also can't be connected and form a plurality of independently island epitaxial layers.Preferably, the width of groove 105 should be greater than the double thickness of semiconductor structure layer 104, to guarantee complete independence between each epitaxial layer.Since independently of one another between these island epitaxial layers, the stress that produces owing to thermal expansion coefficient difference can more effectively be reduced.And, these independently epitaxial layer can directly be made as light-emitting diode chip for backlight unit.

Claims (16)

1. a light-emitting diode epitaxial structure comprises a silicon substrate and semiconductor structure layer, it is characterized in that: be formed with the dielectric layer and the barrier layer of a patterning on this silicon substrate, be formed with a plurality of holes that separate between semiconductor structure layer and the substrate.
2. light-emitting diode epitaxial structure as claimed in claim 1 is characterized in that: this semiconductor structure layer comprises resilient coating and semiconductor light emitting structure layer.
3. light-emitting diode epitaxial structure as claimed in claim 1 is characterized in that: this dielectric layer offers a plurality of grooves, and barrier layer is positioned at these grooves, and the hole of said separation is positioned at the barrier layer top.
4. light-emitting diode epitaxial structure as claimed in claim 3 is characterized in that: the dielectric layer continuous distribution is in substrate surface.
5. light-emitting diode epitaxial structure as claimed in claim 3 is characterized in that: dielectric layer is discontinuously arranged in substrate surface.
6. light-emitting diode epitaxial structure as claimed in claim 3 is characterized in that: semiconductor light emitting layer is formed a plurality of independently island structures by the hole perforation.
7. light-emitting diode epitaxial structure as claimed in claim 3 is characterized in that: the width of at least one groove is greater than the twice of semiconductor structure layer thickness.
8. light-emitting diode epitaxial structure as claimed in claim 1 is characterized in that: dielectric layer comprises a kind of aluminium oxide or aluminium nitride material.
9. light-emitting diode epitaxial structure as claimed in claim 1 is characterized in that: barrier layer comprises a kind of silica or silicon nitride material.
10. method of making the light-emitting diode epitaxial structure comprises:
One silicon substrate is provided;
On this silicon substrate, form an aluminum film layer;
On aluminum film layer, form a patterned light blockage layer;
Etching aluminum film layer and form the pattern identical with the photoresist layer pattern;
Remove photoresist layer;
Silicon substrate placed contain under oxygen or the nitrogenous environment, make its Al thin film layer and silicon is oxidized or nitrogenize, wherein aluminum film layer is oxidized to aluminium oxide or is aluminium nitride by nitrogenize, and silicon is oxidized to silica or is silicon nitride by nitrogenize;
On aluminium oxide or aluminium nitride, form a resilient coating,
Growth semiconductor ray structure layer on resilient coating, this semiconductor light emitting layer and silica or silicon nitride separate and form a plurality of holes.
11. the method for manufacturing light-emitting diode epitaxial structure as claimed in claim 10 is characterized in that: the semiconductor light emitting structure layer is connected to an integral body above hole.
12. the method for manufacturing light-emitting diode epitaxial structure as claimed in claim 10 is characterized in that: the semiconductor light emitting structure layer is formed a plurality of independently island structures by the hole perforation.
13. the method for manufacturing light-emitting diode epitaxial structure as claimed in claim 10 is characterized in that: offer a plurality of grooves on aluminium oxide or the aluminium nitride, silica or silicon nitride are positioned at these grooves, and hole is positioned at silica or silicon nitride top.
14. the method for manufacturing light-emitting diode epitaxial structure as claimed in claim 13 is characterized in that: aluminium oxide or aluminium nitride continuous distribution are in the silicon substrate surface.
15. the method for manufacturing light-emitting diode epitaxial structure as claimed in claim 13 is characterized in that: aluminium oxide or aluminium nitride are discontinuously arranged in the silicon substrate surface.
16. the method for manufacturing light-emitting diode epitaxial structure as claimed in claim 15 is characterized in that: the width of at least one groove is greater than the twice of semiconductor light emitting structure layer thickness.
CN201010217575.0A 2010-07-05 2010-07-05 Light emitting diode epitaxial structure and manufacture method thereof Expired - Fee Related CN102315347B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201010217575.0A CN102315347B (en) 2010-07-05 2010-07-05 Light emitting diode epitaxial structure and manufacture method thereof
US12/975,235 US8501582B2 (en) 2010-07-05 2010-12-21 Semiconductor structure having low thermal stress and method for manufacturing thereof
US13/926,419 US8629534B2 (en) 2010-07-05 2013-06-25 Semiconductor structure having low thermal stress

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010217575.0A CN102315347B (en) 2010-07-05 2010-07-05 Light emitting diode epitaxial structure and manufacture method thereof

Publications (2)

Publication Number Publication Date
CN102315347A true CN102315347A (en) 2012-01-11
CN102315347B CN102315347B (en) 2014-01-29

Family

ID=45399081

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010217575.0A Expired - Fee Related CN102315347B (en) 2010-07-05 2010-07-05 Light emitting diode epitaxial structure and manufacture method thereof

Country Status (2)

Country Link
US (2) US8501582B2 (en)
CN (1) CN102315347B (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103500783A (en) * 2013-10-22 2014-01-08 厦门市三安光电科技有限公司 Light-emitting diode chip production method
CN103531672A (en) * 2012-07-06 2014-01-22 隆达电子股份有限公司 Epitaxial structure with pores and growth method thereof
CN103682016A (en) * 2012-08-30 2014-03-26 上海华虹宏力半导体制造有限公司 Manufacturing method for GaN epitaxy or substrate
CN109103070A (en) * 2018-07-20 2018-12-28 北京大学 Method based on nano graph silicon substrate preparation high quality thick film AlN
CN109461656A (en) * 2018-10-31 2019-03-12 苏州汉骅半导体有限公司 Method, semi-conductor device manufacturing method
WO2021048625A1 (en) * 2019-09-11 2021-03-18 Hong Kong Beida Jade Bird Display Limited Multi-color led pixel unit and micro-led display panel
CN113410355A (en) * 2021-06-17 2021-09-17 镎创显示科技股份有限公司 Micro light-emitting device

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI562195B (en) * 2010-04-27 2016-12-11 Pilegrowth Tech S R L Dislocation and stress management by mask-less processes using substrate patterning and methods for device fabrication
US8937366B1 (en) * 2011-04-26 2015-01-20 Stc.Unm Selective epitaxial overgrowth comprising air gaps
FR2997420B1 (en) 2012-10-26 2017-02-24 Commissariat Energie Atomique PROCESS FOR GROWING AT LEAST ONE NANOFIL FROM A TWO-STEP NITRIDE TRANSITION METAL LAYER
US9537044B2 (en) 2012-10-26 2017-01-03 Aledia Optoelectric device and method for manufacturing the same
FR2997557B1 (en) 2012-10-26 2016-01-01 Commissariat Energie Atomique NANOFIL ELECTRONIC DEVICE WITH TRANSITION METAL BUFFER LAYER, METHOD OF GROWING AT LEAST ONE NANOWIL, AND DEVICE MANUFACTURING METHOD
FR2997558B1 (en) 2012-10-26 2015-12-18 Aledia OPTOELECTRIC DEVICE AND METHOD FOR MANUFACTURING THE SAME
FR3000294B1 (en) 2012-12-21 2016-03-04 Aledia FUNCTIONAL SUPPORT COMPRISING NANOWIRES AND NANO-FINGERPRINTS AND METHOD OF MANUFACTURING THE SAME
FR3005785B1 (en) * 2013-05-14 2016-11-25 Aledia OPTOELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME
FR3005784B1 (en) 2013-05-14 2016-10-07 Aledia OPTOELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME
CN105355728B (en) * 2015-11-13 2018-06-22 厦门乾照光电股份有限公司 The production method that a kind of light-emitting area has the specular removal flip LED of periodic patterns
DE102018111227A1 (en) * 2018-05-09 2019-11-14 Osram Opto Semiconductors Gmbh Method for cutting an epitaxially grown semiconductor body and semiconductor chip

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001267243A (en) * 2000-03-14 2001-09-28 Toyoda Gosei Co Ltd Method of manufacturing group iii nitride-based compound semiconductor and group iii nitride-based compound semiconductor device
CN1832110A (en) * 2005-01-07 2006-09-13 三星康宁株式会社 Epitaxial growth method
US20060223330A1 (en) * 2005-03-18 2006-10-05 Sharp Kabushiki Kaisha Nitride semiconductor device and manufacturing method thereof
CN101355122A (en) * 2007-07-26 2009-01-28 新世纪光电股份有限公司 Method for preparing gallium nitride substrate
TW200908374A (en) * 2007-08-07 2009-02-16 Jinn-Kong Sheu Light emitting diode and method for fabricating the same
CN101599466A (en) * 2009-07-10 2009-12-09 中山大学 Graph substrate that a kind of epitaxial growth is used and preparation method thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2001241108A1 (en) * 2000-03-14 2001-09-24 Toyoda Gosei Co. Ltd. Production method of iii nitride compound semiconductor and iii nitride compoundsemiconductor element
US7524691B2 (en) * 2003-01-20 2009-04-28 Panasonic Corporation Method of manufacturing group III nitride substrate
US7176115B2 (en) * 2003-03-20 2007-02-13 Matsushita Electric Industrial Co., Ltd. Method of manufacturing Group III nitride substrate and semiconductor device
KR100541152B1 (en) * 2003-07-18 2006-01-11 매그나칩 반도체 유한회사 Method of forming metal line layer in semiconductor device
US7696031B2 (en) * 2004-06-14 2010-04-13 Semiconductor Energy Laboratory Co., Ltd Method for manufacturing semiconductor device
TWI309439B (en) 2006-09-05 2009-05-01 Ind Tech Res Inst Nitride semiconductor and method for forming the same
WO2009152062A2 (en) * 2008-06-09 2009-12-17 Nitek, Inc. Ultraviolet light emitting diode with ac voltage operation
WO2008057454A2 (en) * 2006-11-02 2008-05-15 The Regents Of The University Of California Growth and manufacture of reduced dislocation density and free-standing aluminum nitride films by hydride vapor phase epitaxy
JP5276852B2 (en) * 2008-02-08 2013-08-28 昭和電工株式会社 Method for manufacturing group III nitride semiconductor epitaxial substrate

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001267243A (en) * 2000-03-14 2001-09-28 Toyoda Gosei Co Ltd Method of manufacturing group iii nitride-based compound semiconductor and group iii nitride-based compound semiconductor device
CN1832110A (en) * 2005-01-07 2006-09-13 三星康宁株式会社 Epitaxial growth method
US20060223330A1 (en) * 2005-03-18 2006-10-05 Sharp Kabushiki Kaisha Nitride semiconductor device and manufacturing method thereof
CN101355122A (en) * 2007-07-26 2009-01-28 新世纪光电股份有限公司 Method for preparing gallium nitride substrate
TW200908374A (en) * 2007-08-07 2009-02-16 Jinn-Kong Sheu Light emitting diode and method for fabricating the same
CN101599466A (en) * 2009-07-10 2009-12-09 中山大学 Graph substrate that a kind of epitaxial growth is used and preparation method thereof

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9673353B2 (en) 2012-07-06 2017-06-06 Lextar Electronics Corporation Epitaxial structure and epitaxial growth method for forming epitaxial layer with cavities
CN103531672A (en) * 2012-07-06 2014-01-22 隆达电子股份有限公司 Epitaxial structure with pores and growth method thereof
US9892911B2 (en) 2012-07-06 2018-02-13 Lextar Electronics Corporation Epitaxial structure with air voids in shape of trapezoid
US9601661B2 (en) 2012-07-06 2017-03-21 Lextar Electronics Corporation Epitaxial structure and epitaxial growth method for forming epitaxial layer with cavities
CN103531672B (en) * 2012-07-06 2017-04-26 隆达电子股份有限公司 Epitaxial structure with pores and growth method thereof
CN103682016A (en) * 2012-08-30 2014-03-26 上海华虹宏力半导体制造有限公司 Manufacturing method for GaN epitaxy or substrate
CN103500783B (en) * 2013-10-22 2016-04-27 厦门市三安光电科技有限公司 A kind of method for manufacturing light-emitting diode chip
CN103500783A (en) * 2013-10-22 2014-01-08 厦门市三安光电科技有限公司 Light-emitting diode chip production method
CN109103070A (en) * 2018-07-20 2018-12-28 北京大学 Method based on nano graph silicon substrate preparation high quality thick film AlN
CN109103070B (en) * 2018-07-20 2021-02-02 北京中博芯半导体科技有限公司 Method for preparing high-quality thick film AlN based on nano-pattern silicon substrate
CN109461656A (en) * 2018-10-31 2019-03-12 苏州汉骅半导体有限公司 Method, semi-conductor device manufacturing method
US11049943B2 (en) 2018-10-31 2021-06-29 Suzhou Han Hua Semiconductor Co., Ltd. Method for forming III-nitride semiconductor device and the III-nitride semiconductor device
WO2021048625A1 (en) * 2019-09-11 2021-03-18 Hong Kong Beida Jade Bird Display Limited Multi-color led pixel unit and micro-led display panel
US11114419B2 (en) 2019-09-11 2021-09-07 Jade Bird Display (shanghai) Limited Multi-color LED pixel unit and micro-LED display panel
CN113410355A (en) * 2021-06-17 2021-09-17 镎创显示科技股份有限公司 Micro light-emitting device

Also Published As

Publication number Publication date
US8501582B2 (en) 2013-08-06
US8629534B2 (en) 2014-01-14
US20130285216A1 (en) 2013-10-31
CN102315347B (en) 2014-01-29
US20120001303A1 (en) 2012-01-05

Similar Documents

Publication Publication Date Title
CN102315347B (en) Light emitting diode epitaxial structure and manufacture method thereof
US8878252B2 (en) III-V compound semiconductor epitaxy from a non-III-V substrate
CN104993023B (en) A kind of method that method using chemical attack removes growth substrates
US6815241B2 (en) GaN structures having low dislocation density and methods of manufacture
CN102403428B (en) III group-III nitride nanorod light emitting device and manufacture method thereof
US8803189B2 (en) III-V compound semiconductor epitaxy using lateral overgrowth
CN101651092B (en) A method of forming a circuit structure
CN101621099A (en) Circuit structure
US10096746B2 (en) Semiconductor element and fabrication method thereof
JP2007053385A (en) Semiconductor laminated structure and manufacturing method for nitride semiconductor crystal substrate and nitride semiconductor element
CN100447948C (en) Growth method of nitride semiconductor epitaxial layers
CN106653968A (en) III-V nitride growth-used composite substrate, device structure and preparation method
CN1964090A (en) Nitride-based semiconductor device and production method thereof
CN101621109A (en) Semiconductor structure and light-emitting diode
CN102376830A (en) Light emitting diode and manufacturing method thereof
KR100705225B1 (en) Method of fabricating vertical type light emitting device
CN106784217A (en) Compound substrate, semiconductor device structure and preparation method thereof
JP2000031540A (en) Manufacture of gallium nitride based compound semiconductor light emitting element
CN103137801A (en) Structure for forming epitaxial layers on diamond substrate and manufacturing method thereof
WO2022077254A1 (en) Manufacturing method for miniature led structure
TWI414085B (en) Led epitaxy structure and method for manufacturing the same
US20230154968A1 (en) Thin-film led array with low refractive index patterned structures
KR20100061062A (en) Growing method of nitride single crystal thin film and manufactuing method of nitride semiconductor light emitting devide
WO2023086349A1 (en) Thin-film led array with low refractive index patterned structures and reflector
KR20150040440A (en) Semiconductor thin film structure and method of forming the same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140129

Termination date: 20210705