CN102279386B - SAR (Synthetic Aperture Radar) imaging signal processing data transposing method based on FPGA (Field Programmable Gata Array) - Google Patents
SAR (Synthetic Aperture Radar) imaging signal processing data transposing method based on FPGA (Field Programmable Gata Array) Download PDFInfo
- Publication number
- CN102279386B CN102279386B CN 201110122834 CN201110122834A CN102279386B CN 102279386 B CN102279386 B CN 102279386B CN 201110122834 CN201110122834 CN 201110122834 CN 201110122834 A CN201110122834 A CN 201110122834A CN 102279386 B CN102279386 B CN 102279386B
- Authority
- CN
- China
- Prior art keywords
- data
- matrix
- block
- fpga
- ram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Radar Systems Or Details Thereof (AREA)
Abstract
The invention discloses an SAR (Synthetic Aperture Radar) imaging signal processing data transposing method based on an FPGA (Field Programmable Gata Array), which is mainly used for solving the problems of high power consumption, low speed, low efficiency and no radiation resistance existing in a real-time imaging processing CTM (Communication Terminal Module) based on a DSP (Digital Signal Processor). The method comprises the following implementation steps of: storing signal processing data in a DDRII SDRAM (Double Data Rate II Synchronous Dynamic Random Access Memory) through the FPGA; performing matrix partitioning on matrix data in the DDRII SDRAM; transposing a diagonal mode matrix block and a symmetrical non-diagonal mode matrix block in sequence; when the quantity of distance direction sampling points is unequal to that of azimuth direction sampling points, transposing the an asymmetrical non-diagonal mode matrix block; resetting after transposition; and reading out the transposed data in the DDRII SDRAM as required by using the FPGA. Due to the adoption of the transposing method, the working efficiency of the DDRII SDRAM is improved greatly, and a transposition memory CTM system runs more stably, has lower power consumption, higher speed and higher efficiency and is resistant to radiation; and the transposing method can be applied to the design of an SAR imaging system.
Description
Technical field
The invention belongs to digital signal processing technique field, relate to DDRII SDRAM transpose memory, particularly a kind of FPGA that utilizes realizes SAR imaging signal deal with data transposition method, can be applicable to the synthetic aperture radar image-forming system.
Background technology
Synthetic-aperture radar SAR is as a kind of active microwave sensor, can not be subjected to the restriction of illumination and weather conditions to realize round-the-clock, round-the-clock earth observation, obtain high-resolution ground scene information, can also obtain information under the earth's surface through earth's surface and vegetation, and can survey concealed target.These characteristics make it have unique advantage in application such as military field such as battlefield terrain detection and early warning, civil area such as resource investigation, environmental monitoring, hydrologic observations.The characteristics that the SAR imaging signal is processed are that computing is complicated, and data volume is large, and this just requires system can carry out fast transport and the storage of big data quantity when carrying out quick computing.Transpose memory CTM is an important component part of SAR real-time processor, it is the significant process that realizes from the Raw Data Generation image, by transferring the orientation continuous data to apart from continuous data, or the orientation continuous data transferred to apart from continuous data, realize the SAR imaging processing, up to hundreds of million data throughput speed and the capacity of transpose memory proposed very high requirement around here, the efficient that transposition is realized becomes the principal element that restriction SAR real time imagery is processed.
The development of processing along with the SAR real time imagery makes great progress for the research of CTM, and many practical CTM that succeed in developing are applied in the Real Time Image System.Generally, adopt DSP as the core of imaging processing, cooperate the built-in sdram controller of DSP, use the method for software, utilize SDRAM that data are carried out the transposition computing, specifically by the access mode of address saltus step, be equivalent to " software " transposition.Yet, " software " transposition does not have that " hardware " transposition is low in energy consumption, speed is fast and efficient is high, DSP does not have enough hardware resources to utilize simultaneously, processing speed is fast not, dirigibility is not strong, along with more and more higher to the requirement of SAR handling property, the implementation of employing DSP far can not satisfy the requirement of this trend aspect efficient.
On the other hand, along with the development of Spaceborne SAR System, real time imagery becomes a research hot topic in SAR field on the star in recent years.Process for real time imagery on the star, CTM must satisfy on the star environment to the anti-irradiation requirement of hardware.Because DSP does not have the anti-irradiation products of space flight level at present, adopt DSP to be not suitable with the requirement of On-Star system as the scheme of imaging processing core, real time imagery is processed CTM and must be adopted new scheme realization on the star.
Summary of the invention
The object of the invention is to overcome the deficiency of above-mentioned prior art, a kind of SAR imaging signal deal with data transposition method based on FPGA is provided, realize " hardware " transposition, so that the operation of CTM system is more stable, power consumption is lower, speed is faster, efficient is higher, with the complete requirement that can satisfy the real-time image processing transpose storage.
The technical thought that realizes the object of the invention is, based on " matrix is cut apart " thought, large matrix is divided into minor matrix, respectively for the matrix-block of the matrix-block of diagonal pattern, symmetrical non-diagonal pattern, the matrix-block of asymmetric non-diagonal pattern, utilize the DDRII sdram controller design of FPGA and the RAM resource of FPGA inside, implementation step comprises as follows:
(1) with SAR imaging signal deal with data by distance to importing continuously FPGA into from front end, deposit data in DDRII SDRAM storer by FPGA again, form matrix data;
(2) matrix data in the DDRII SDRAM storer being carried out matrix cuts apart:
(2a) take 64 * 64 minor matrix pieces as unit, the diagonal by square formation marks off the symmetric pattern matrix-block with matrix data;
(2b) take 64 * 64 minor matrix pieces as unit, as axis of symmetry, matrix data is marked off symmetrical non-diagonal pattern matrix-block with the diagonal line of square formation;
(2c) take 64 * 64 minor matrix pieces as unit, mark off asymmetric non-diagonal pattern matrix-block with removing square formation residual matrix data in addition;
(3) the RAM memory resource among the use FPGA, deposit unit diagonal pattern matrix-block data in RAM, utilize the address saltus step to read data among the RAM every 64 addresses, the unit's of finishing diagonal pattern matrix-block Data in Azimuth Direction and distance realize the transpose process of diagonal pattern matrix-block to data-switching;
(4) transpose process of symmetrical non-diagonal pattern matrix-block:
(4a) the symmetrical non-diagonal pattern matrix-block of the unit more than the square formation diagonal line laterally is divided into two equal semi-identity matrix pieces, the more symmetrical non-diagonal pattern matrix-block of the unit below the square formation diagonal line vertically is divided into two equal semi-identity matrix pieces;
(4b) the RAM memory resource among the use FPGA, deposit RAM in horizontal semi-identity matrix blocks of data with vertical semi-identity matrix blocks of data of its symmetry, utilize the address saltus step to read data among the RAM every 32 addresses first, be written in the horizontal semi-identity matrix piece, read data among the RAM every 64 addresses again, be written in vertical semi-identity matrix piece, finish horizontal semi-identity matrix blocks of data and with the vertical semi-identity matrix blocks of data conversion of its symmetry;
(5) when distance is unequal to sampling number to sampling number and orientation, use the RAM memory resource among the FPGA, deposit the asymmetric non-diagonal pattern matrix-block data of unit in RAM, utilize the address saltus step to read data among the RAM every 64 addresses, the asymmetric non-diagonal pattern matrix-block Data in Azimuth Direction of the unit of finishing and distance realize the transpose process of asymmetric non-diagonal pattern matrix-block to data-switching; Otherwise do not need to carry out the transpose process of asymmetric non-diagonal pattern matrix-block;
(6) after transposition is finished, carry out reset operation, in order to again carry out transpose process;
(7) with the data after transposition is finished dealing with in the DDRII SDRAM storer, as requested by FPGA by the orientation to reading.
The present invention compared with prior art has the following advantages:
One, the present invention is owing to passing through, so that the operation of transpose memory CTM system is more stable, power consumption is lower, speed is faster, efficient is higher.
The FPGA of current main-stream together with the powerful fixed-point processing ability of data flow-based, makes FPGA be a dark horse in the signal process field because its inside is integrated with a large amount of multipliers, RAM even processor core.Simultaneously, FPGA has the product of army's grade, the FPGA that can satisfy the extreme environments such as Aero-Space carries out SAR imaging signal deal with data transposition system level and uses, particularly to carry out SAR imaging signal deal with data transposition by DSP, FPGA has more hardware resource and can utilize, and processing speed is faster, and dirigibility is better, improve the real-time of whole system, realized " hardware " transposition.
They are two years old, because the present invention adopts " matrix is cut apart " thought, the front end matrix data is divided into equal-sized minor matrix piece, and carry out transpose process according to diagonal pattern, symmetrical non-diagonal pattern and asymmetric non-diagonal pattern, avoided all continuously DDRII SDRAM storer being carried out the read-write operation of inter-bank at every turn, only have few action need continuously the different rows of same bank to be operated, so with respect to using three-leaf type, improved greatly the work efficiency of DDRIISDRAM storer.
They are three years old, according to the distance of Radar Imaging Processing data to the orientation all be 2 n power to counting, the present invention uses 64 * 64 minor matrix pieces as unit, can both satisfy 64 integral multiple so that the vertical and horizontal of matrix are counted, in all SAR imaging rudimentary algorithms, can both use this module to carry out transpose process like this.
They are four years old, because the present invention has carried out piecemeal and the RAM resource of using among the FPGA to matrix, so that read-write storage and the matrix transpose operation of data all only needed to use one group of DDRII SDRAM storer just can realize, greatly the steering logic of DDRII SDRAM storer is utilized, so that in the SAR Real Time Image System, control simultaneously two groups of DDRII SDRAM storeies by a slice FPGA, for continuous data stream, control in turn receive data and carry out transpose process of two groups of DDRII SDRAM storeies by FPGA, can form line production, to reach the effect of real-time processing.
Description of drawings
Fig. 1 is the realization block diagram that the present invention is based on the SAR imaging signal deal with data transposition method of FPGA;
Fig. 2 is the pattern block diagram before the transposition of the present invention;
Fig. 3 is the pattern block diagram after transposition of the present invention is finished;
Fig. 4 be with the present invention before to transpose process the input data and the functional simulation figure of the output data after the transpose process;
Fig. 5 is the board level test figure with the input data of the present invention before to transpose process.
Fig. 6 is the board level test figure with the output data of the present invention after to transpose process.
Embodiment
The present invention will be further described below in conjunction with accompanying drawing.
The present invention carries out transposition by FPGA to SAR imaging signal deal with data, and employed fpga chip is StratixIII EP3SL340H1152I3, perhaps uses StratixII EP2S90F1020I4 model, but is not limited to these two kinds.
With reference to Fig. 1, implementation step of the present invention is as follows:
Because the throughput of user side and DDRII SDRAM storer end is different, this step mainly is to call that asynchronous FIFO memory carries out caching process to data among the FPGA, realize simultaneously FIFO two ends clock synchronously.
With reference to Fig. 2, being implemented as follows of this step:
(2a) take 64 * 64 minor matrix pieces as unit, the diagonal by square formation marks off the symmetric pattern matrix-block with matrix data;
(2b) take 64 * 64 minor matrix pieces as unit, as axis of symmetry, matrix data is marked off symmetrical non-diagonal pattern matrix-block with the diagonal line of square formation;
(2c) take 64 * 64 minor matrix pieces as unit, mark off asymmetric non-diagonal pattern matrix-block with removing square formation residual matrix data in addition;
The front end matrix data is divided into equal-sized 64 * 64 minor matrix pieces, the distance of SAR imaging signal deal with data is compared to sampling number to sampling number and orientation, consist of square formation with both medium and small counting as the limit, and determine it is to use two kinds of patterns or three kinds of patterns through more resulting result, when distance equates to sampling number to sampling number and orientation, carry out transpose process by diagonal pattern and symmetrical non-diagonal pattern; Unequal to sampling number to sampling number and orientation when distance, carry out transpose process by diagonal pattern, symmetrical non-diagonal pattern and asymmetric non-diagonal pattern.
The RAM resource of this step among the FPGA, the size of RAM is 64 * 64, and the matrix-block of diagonal pattern is processed, and namely the white matrix piece among Fig. 2 is handled as follows:
At first, first 64 * 64 fritter matrix data read in RAM by row from DDRII SDRAM storer;
Then, utilize the address saltus step every 64 addresses RAM being jumped and read, from zero-address, every 64 address read-outing datas, after jumping to address 4032, turn back to address 1, circulation is until read the data of last address successively.The data of reading are deposited in the DDRII SDRAM storer by row again, deposit the position of position for reading this matrix-block before in, namely finish the transpose process to this minor matrix piece;
At last, carry out the transpose process of next diagonal angle minor matrix piece.Except unit diagonal pattern matrix-block data being deposited in RAM and reading the continued operation of data to the address among the RAM, also needing has the following address jump operation during this time:
Forward the start address of next line to from last address of unit matrix piece delegation;
The start address of getting back to this unit matrix piece from last address of unit matrix piece;
Forward the start address of next unit matrix piece to from last address of unit matrix piece.
The transpose process of the symmetrical non-diagonal pattern matrix-block of step 4..
(4a) the symmetrical non-diagonal pattern matrix-block of the unit more than the square formation diagonal line laterally is divided into two equal semi-identity matrix pieces, again the symmetrical non-diagonal pattern matrix-block of the unit below the square formation diagonal line vertically is divided into two equal semi-identity matrix pieces, such as Fig. 2 backslash line matrix-block;
(4b) the RAM memory resource among the use FPGA, deposit RAM in horizontal semi-identity matrix blocks of data with vertical semi-identity matrix blocks of data of its symmetry, utilize the address saltus step to read data among the RAM every 32 addresses first, be written in the horizontal semi-identity matrix piece, read data among the RAM every 64 addresses again, be written in vertical semi-identity matrix piece, finish horizontal semi-identity matrix blocks of data and with the vertical semi-identity matrix blocks of data conversion of its symmetry;
Use the RAM memory resource in the step 3, the matrix-block of the non-diagonal pattern of symmetry processed, namely the backslash line matrix-block among Fig. 2 is handled as follows:
At first, the symmetrical non-diagonal pattern matrix-block of unit more than the square formation diagonal line laterally is divided into two equal semi-identity matrix pieces, again the symmetrical non-diagonal pattern matrix-block of the unit below the square formation diagonal line vertically is divided into two equal semi-identity matrix pieces, the order that reads and writes data under this pattern and position are the data of reading continuously minor matrix piece 1 by row first, the data of reading continuously minor matrix piece 4 by row again;
Then, the data of utilizing the address saltus step to read the medium and small matrix-block 4 of RAM every 32 addresses first are written in the horizontal minor matrix piece 1 data of reading the medium and small matrix-block 1 of RAM every 64 addresses again, be written in vertical minor matrix piece 4, namely finish the transpose process to minor matrix piece 1 and minor matrix piece 4;
Then, by going the data of reading continuously minor matrix piece 2, the data of reading continuously minor matrix piece 5 by row again, with the first data of reading the medium and small matrix-block 5 of RAM every 32 addresses of address saltus step, be written in the horizontal minor matrix piece 2, the data of reading the medium and small matrix-block 2 of RAM every 64 addresses again are written in vertical minor matrix piece 5, finish the transpose process to minor matrix piece 2 and minor matrix piece 5; Finish the transpose process of minor matrix piece 3 and minor matrix piece 6 with same operation;
Then, by going the data of reading continuously minor matrix piece 1a, the data of reading continuously minor matrix piece 4a by row again, with the first data of reading the medium and small matrix-block 4a of RAM every 32 addresses of address saltus step, be written among the horizontal minor matrix piece 1a, the data of reading the medium and small matrix-block 1a of RAM every 64 addresses again are written among vertical minor matrix piece 4a, finish the transpose process to minor matrix piece 1a and minor matrix piece 4a; Finish again the transpose process of minor matrix piece 2b and minor matrix piece 5b according to aforesaid operations, the transpose process of minor matrix piece 3c and minor matrix piece 6c; Finish the transpose process of symmetrical non-all minor matrix pieces of diagonal pattern matrix-block with same operation, as shown in Figure 3.
This step is identical with step 3, has also called the RAM resource among the FPGA, and the size of RAM is 64 * 64, and the matrix-block of asymmetric non-diagonal pattern is processed, and namely the twill matrix-block among Fig. 2 is handled as follows:
At first, first 64 * 64 fritter matrix data read in RAM by row from DDRII SDRAM storer;
Then, utilizing the address saltus step every 64 addresses RAM being jumped reads, the data of reading are deposited in the DDRII SDRAM storer by row again, deposit the position in for reading this matrix-block by the matrix-block position of diagonal line symmetry before, namely finish the transpose process to this minor matrix piece;
At last, carry out the transpose process of next asymmetric non-diagonal angle minor matrix piece.
After step 6. transposition is finished, the component register sum counter is carried out the software reset, so that can correctly finish based on the SAR imaging signal deal with data transposition of FPGA next time.
Step 7. is the data after transposition is finished dealing with in the DDRII SDRAM storer, as requested by FPGA by the orientation to reading.
Because the throughput of user side and DDRII SDRAM storer end is different, this step mainly is to call that asynchronous FIFO memory carries out caching process to data among the FPGA, realize simultaneously FIFO two ends clock synchronously.
Effect of the present invention can further specify by following actual measurement
1. verify and the actual measurement condition
When functional simulation, because testing efficiency is excessively low during the excessive so that emulation of data volume, be 128 so adopt during emulation the orientation of input data to count to sampled data, it is 192 that distance is counted to sampled data, namely the input data matrix piece is 192 * 128 matrix.Design input data is: the data of the first row are that the data of 128 1, the second row are 128 2, produce by that analogy 192 row data, and the data of last column are 128 192.
Input partial data when board level test, counting to sampled data in the orientation is 4096, and it is 512 that distance is counted to sampled data, and namely the input data matrix piece is 512 * 4096 matrix.Design input data is: the data of the first row are 1～4096 4096 continuous number, and the data of the second row also are 1～4096 4096 continuous numbers, and each provisional capital is 1～4096 4096 continuous number, altogether 512 row by that analogy.
2. verify and measured result
2A) checking input data matrix 192 * 128 is 128 * 192 through resulting data matrix behind the transposition, the result as shown in Figure 4, wherein Fig. 4 (a) is the input data before the transpose process, the data that explanation writes from FPGA in every delegation of DDRIISDRAM are identical, and the data of every delegation all increase progressively; Fig. 4 (b) is the first row input data before the transpose process; Fig. 4 (c) is the data of exporting from DDRII SDRAM storer after the transpose process, the output data are that the data of the first row are 1～192 192 continuous number after the transpose process, the second row also is 1～192 192 continuous number, each provisional capital is 1～192 192 continuous number by that analogy, 128 row altogether, data in the every delegation of data that explanation is exported in the DDRII SDRAM storer all increase progressively, namely after the transpose process the data matrix be 128 * 192.By functional simulation, can find out that from this three width of cloth figure this matrix transpose module finished the transposition function of data.
2B) checking input data matrix 512 * 4096 is 4096 * 512 through resulting data matrix behind the transposition, the result as shown in Figure 5 and Figure 6, wherein Fig. 5 (a) is the input data before the transpose process; Fig. 5 (b) is the front end enlarged drawing of Fig. 5 (a), illustrates that the input data are to increase progressively since 1; Fig. 5 (c) is the rear end enlarged drawing of Fig. 5 (a), illustrates that the input data increase progressively until 4096 since 1; Fig. 6 (a) is the data of exporting from DDRII SDRAM storer after the transpose process; Fig. 6 (b) is the first row data of exporting from DDRII SDRAM storer after the transpose process; Fig. 6 (c) be after the transpose process from last column data of DDRII SDRAM storer output, illustrate that exporting data after the transpose process is that the value of the first row is 512 1; 512 2 of the second behaviors produce 4096 row data by that analogy, and last column is 512 4096, and namely getting the data matrix after the transpose process is 4096 * 512.From Fig. 5 and Fig. 6 as seen, the present invention can realize the SAR imaging signal deal with data transposition based on FPGA.
Claims (3)
1. the SAR imaging signal deal with data transposition method based on FPGA comprises the steps:
(1) with SAR imaging signal deal with data by distance to importing continuously FPGA into from front end, deposit data in DDRII SDRAM storer by FPGA again, form matrix data;
(2) matrix data in the DDRII SDRAM storer being carried out matrix cuts apart:
(2a) take 64 * 64 minor matrix pieces as unit, the diagonal by square formation marks off the diagonal pattern matrix-block with matrix data,
Described square formation is that the distance with SAR imaging signal deal with data compares to sampling number to sampling number and orientation, consists of square formation with both medium and small counting as the limit;
(2b) take 64 * 64 minor matrix pieces as unit, as axis of symmetry, matrix data is marked off symmetrical non-diagonal pattern matrix-block with the diagonal line of square formation;
(2c) take 64 * 64 minor matrix pieces as unit, mark off asymmetric non-diagonal pattern matrix-block with removing square formation residual matrix data in addition;
(3) the RAM memory resource among the use FPGA, deposit unit diagonal pattern matrix-block data in RAM, utilize the address saltus step to read data among the RAM every 64 addresses, the unit's of finishing diagonal pattern matrix-block Data in Azimuth Direction and distance realize the transpose process of diagonal pattern matrix-block to data-switching;
(4) transpose process of symmetrical non-diagonal pattern matrix-block:
(4a) the symmetrical non-diagonal pattern matrix-block of the unit more than the square formation diagonal line laterally is divided into two equal semi-identity matrix pieces, the more symmetrical non-diagonal pattern matrix-block of the unit below the square formation diagonal line vertically is divided into two equal semi-identity matrix pieces;
(4b) the RAM memory resource among the use FPGA, deposit RAM in horizontal semi-identity matrix blocks of data with vertical semi-identity matrix blocks of data of its symmetry, utilize the address saltus step to read data among the RAM every 32 addresses first, be written in the horizontal semi-identity matrix piece, read data among the RAM every 64 addresses again, be written in vertical semi-identity matrix piece, finish horizontal semi-identity matrix blocks of data and with the vertical semi-identity matrix blocks of data conversion of its symmetry;
(5) when distance is unequal to sampling number to sampling number and orientation, use the RAM memory resource among the FPGA, deposit the asymmetric non-diagonal pattern matrix-block data of unit in RAM, utilize the address saltus step to read data among the RAM every 64 addresses, the asymmetric non-diagonal pattern matrix-block Data in Azimuth Direction of the unit of finishing and distance realize the transpose process of asymmetric non-diagonal pattern matrix-block to data-switching; Otherwise do not need to carry out the transpose process of asymmetric non-diagonal pattern matrix-block;
(6) after transposition is finished, carry out reset operation, in order to again carry out transpose process;
(7) with the data after transposition is finished dealing with in the DDRII SDRAM storer, as requested by FPGA by the orientation to reading.
2. the SAR imaging signal deal with data transposition method based on FPGA according to claim 1, it is characterized in that: read data among the RAM every 64 addresses described in the step (3), from zero-address, every 64 address read-outing datas, after jumping to address 4032, turn back to address 1, circulation is until read the data of last address successively.
3. the SAR imaging signal deal with data transposition method based on FPGA according to claim 1 is characterized in that: the reset operation described in the step (6) refers to the software reset of component register sum counter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110122834 CN102279386B (en) | 2011-05-12 | 2011-05-12 | SAR (Synthetic Aperture Radar) imaging signal processing data transposing method based on FPGA (Field Programmable Gata Array) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110122834 CN102279386B (en) | 2011-05-12 | 2011-05-12 | SAR (Synthetic Aperture Radar) imaging signal processing data transposing method based on FPGA (Field Programmable Gata Array) |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102279386A CN102279386A (en) | 2011-12-14 |
| CN102279386B true CN102279386B (en) | 2013-04-03 |
Family
ID=45104939
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110122834 Expired - Fee Related CN102279386B (en) | 2011-05-12 | 2011-05-12 | SAR (Synthetic Aperture Radar) imaging signal processing data transposing method based on FPGA (Field Programmable Gata Array) |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102279386B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108802697A (en) * | 2017-12-29 | 2018-11-13 | 西安电子科技大学 | A kind of hybrid parallel processing method of pulse Doppler radar signal |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103048644B (en) * | 2012-12-19 | 2014-10-15 | 电子科技大学 | Matrix transposing method of SAR (synthetic aperture radar) imaging system and transposing device |
| CN103116886B (en) * | 2013-01-08 | 2015-06-17 | 西安电子科技大学 | SAR (synthetic aperture radar) image real-time segmenting method based on embedded DSP (digital signal processor) |
| CN103197285B (en) * | 2013-03-22 | 2014-08-13 | 电子科技大学 | Navigation data fitting method used for synthetic aperture radar imaging |
| CN103197317B (en) * | 2013-03-26 | 2014-09-17 | 西安电子科技大学 | Synthetic aperture radar (SAR) imaging method based on field programmable gate array (FPGA) |
| CN103412284B (en) * | 2013-08-29 | 2015-05-20 | 西安电子科技大学 | Matrix transposition method in SAR imaging system based on DSP chip |
| CN104598391A (en) * | 2015-01-21 | 2015-05-06 | 佛山市智海星空科技有限公司 | Partitioning linear storage and reading method and system for two-dimensional matrix to be transposed |
| CN106483505B (en) * | 2016-09-22 | 2019-03-12 | 西安空间无线电技术研究所 | A kind of general original position FPGA data transposition method of partition |
| CN108872990B (en) * | 2018-09-11 | 2021-03-26 | 中国科学院电子学研究所 | Real-time imaging transposition processing method for synthetic aperture radar |
| CN111124300A (en) * | 2019-12-17 | 2020-05-08 | 深圳忆联信息系统有限公司 | Method and device for improving access efficiency of SSD DDR4, computer equipment and storage medium |
| CN112782694B (en) * | 2021-01-22 | 2023-06-30 | 重庆秦嵩科技有限公司 | Radar signal processing method and system based on multi-core DSP |
| CN113555051B (en) * | 2021-07-23 | 2023-04-07 | 电子科技大学 | SAR imaging data transposition processing system based on DDR SDRAM |
| CN115185859B (en) * | 2022-09-13 | 2023-06-27 | 北京天地一格科技有限公司 | Radar signal processing system and low-delay matrix transposition processing device and method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1877360A (en) * | 2005-06-10 | 2006-12-13 | 中国科学院电子学研究所 | Real-time image processing transpose memory in synthetic aperture radar |
| US7511656B2 (en) * | 2006-02-10 | 2009-03-31 | Raytheon Company | Spotlight synthetic aperture radar (SAR) system and method for generating a SAR map in real-time using a modified polar format algorithm (PFA) approach |
| CN101782878A (en) * | 2009-04-03 | 2010-07-21 | 北京理工大学 | Data storing method based on distributed memory |
-
2011
- 2011-05-12 CN CN 201110122834 patent/CN102279386B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1877360A (en) * | 2005-06-10 | 2006-12-13 | 中国科学院电子学研究所 | Real-time image processing transpose memory in synthetic aperture radar |
| US7511656B2 (en) * | 2006-02-10 | 2009-03-31 | Raytheon Company | Spotlight synthetic aperture radar (SAR) system and method for generating a SAR map in real-time using a modified polar format algorithm (PFA) approach |
| CN101782878A (en) * | 2009-04-03 | 2010-07-21 | 北京理工大学 | Data storing method based on distributed memory |
Non-Patent Citations (4)
| Title |
|---|
| 基于DDR2 SDRAM的SAR成像转置存储器的FPGA实现;白海龙等;《现代电子技术》;20080131(第01期);全文 * |
| 基于SDRAM的星载SAR星上实时成像转置存储器;李早社等;《信号处理》;20070630;第23卷(第03期);全文 * |
| 李早社等.基于SDRAM的星载SAR星上实时成像转置存储器.《信号处理》.2007,第23卷(第03期),全文. |
| 白海龙等.基于DDR2 SDRAM的SAR成像转置存储器的FPGA实现.《现代电子技术》.2008,(第01期),全文. |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108802697A (en) * | 2017-12-29 | 2018-11-13 | 西安电子科技大学 | A kind of hybrid parallel processing method of pulse Doppler radar signal |
| CN108802697B (en) * | 2017-12-29 | 2020-04-14 | 西安电子科技大学 | Hybrid parallel processing method of pulse Doppler radar signals |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102279386A (en) | 2011-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102279386B (en) | SAR (Synthetic Aperture Radar) imaging signal processing data transposing method based on FPGA (Field Programmable Gata Array) | |
| Wang et al. | Enhanced feature pyramid network with deep semantic embedding for remote sensing scene classification | |
| CN103413151B (en) | Hyperspectral image classification method based on figure canonical low-rank representation Dimensionality Reduction | |
| CN103412284B (en) | Matrix transposition method in SAR imaging system based on DSP chip | |
| CN108805272A (en) | A kind of general convolutional neural networks accelerator based on FPGA | |
| CN108537331A (en) | A kind of restructural convolutional neural networks accelerating circuit based on asynchronous logic | |
| CN107463990A (en) | A kind of FPGA parallel acceleration methods of convolutional neural networks | |
| CN114494829B (en) | SAR image multi-scale ship target detection method | |
| CN106295613A (en) | A kind of unmanned plane target localization method and system | |
| Chen et al. | Assessing the effects of convolutional neural network architectural factors on model performance for remote sensing image classification: An in-depth investigation | |
| CN102915448B (en) | A kind of three-dimensional model automatic classification method based on AdaBoost | |
| CN111929717A (en) | Satellite-borne image processor and processing method for remote sensing image target characteristic identification | |
| Yin et al. | An enhanced lightweight convolutional neural network for ship detection in maritime surveillance system | |
| CN106021188A (en) | Parallel hardware architecture and parallel computing method for floating point matrix inversion | |
| Poostchi et al. | Efficient GPU implementation of the integral histogram | |
| Chen et al. | Alfpn: adaptive learning feature pyramid network for small object detection | |
| Wang et al. | Frequency and spatial based multi-layer context network (FSCNet) for remote sensing scene classification | |
| CN105955896B (en) | A kind of restructural DBF hardware algorithm accelerator and control method | |
| Yu et al. | A novel pyramid network with feature fusion and disentanglement for object detection | |
| Dong et al. | GCN: GPU-based cube CNN framework for hyperspectral image classification | |
| Zhao et al. | Instant-NeRF: Instant On-Device Neural Radiance Field Training via Algorithm-Accelerator Co-Designed Near-Memory Processing | |
| CN109446478A (en) | A kind of complex covariance matrix computing system based on iteration and restructural mode | |
| Yang et al. | Design of airborne target tracking accelerator based on KCF | |
| Jin et al. | GPU-based parallel implementation of SAR imaging | |
| CN109710562A (en) | A kind of configurable and high speed FPGA configuration circuit and implementation method based on SELECTMAP |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130403 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |