Nothing Special   »   [go: up one dir, main page]

CN102163559B - Manufacturing method of stack device and device chip process method - Google Patents

Manufacturing method of stack device and device chip process method Download PDF

Info

Publication number
CN102163559B
CN102163559B CN2010102466864A CN201010246686A CN102163559B CN 102163559 B CN102163559 B CN 102163559B CN 2010102466864 A CN2010102466864 A CN 2010102466864A CN 201010246686 A CN201010246686 A CN 201010246686A CN 102163559 B CN102163559 B CN 102163559B
Authority
CN
China
Prior art keywords
adhesion coating
wafer
loading plate
thinning
marginal zone
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2010102466864A
Other languages
Chinese (zh)
Other versions
CN102163559A (en
Inventor
吴文进
邱文智
眭晓林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Publication of CN102163559A publication Critical patent/CN102163559A/en
Application granted granted Critical
Publication of CN102163559B publication Critical patent/CN102163559B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/6835—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during build up manufacturing of active devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

A method of bonding and detaching a temporary carrier used for handling a wafer during the fabrication of semiconductor devices includes bonding a wafer onto a carrier through a first adhesive layer and a second adhesive layer, in which the edge zone of the wafer and the carrier is covered by the first adhesive layer while the edge zone is not covered by the second adhesive layer. A wafer edge clean process is then performed to remove the first adhesive layer adjacent the edge of the wafer and expose the edge zone of the carrier, followed by removing the second adhesive layer from the carrier. After detaching the carrier from the wafer, the first adhesive layer remaining on the wafer is removed. It becomes more easily to detach the carrier from the thinned device wafer without causing damages.

Description

The manufacture method of stack device and device wafer processing method
Technical field
The present invention relates to a kind of making of semiconductor device, process during particularly a kind of semiconductor device is made (handle) thinning the employed interim loading plate of wafer joint with unload (detaching) method.
Background technology
Since the continual improvement of integrated level (integration density) of each electronic unit (that is, transistor, diode, resistance, electric capacity etc.), the Fast Growth development that semiconductor is already continued.Main, the improvement of integrated level comes from minimum feature size (minimum feature size) and constantly dwindles and allow that more parts are integrated in the existing chip area.Therefore when createing three dimensional integrated circuits (three-dimensional integrated circuit, 3DIC) and solving device quantity and increase, be present in the limiting factor of intraconnections length and quantity between the device.Nude film to the stacking joint of wafer (die to wafer) for forming a kind of mode of 3DIC, wherein one or more than one nude film be engaged on the wafer, and the size of nude film can be less than the chip on the wafer (chip).For the thickness that reduces semiconductor packages, increase the speed of chip, and high density components makes, thereby is devoted to reduce the thickness of semiconductor wafer.Therefore, important 3D technical matters one of them be how to process the wafer thinning.The typical process that is used for provisional joint is included in and applies a sticker on bearing wafer and/or the device wafer, device wafer is engaged with loading plate, loading plate is processed and then removed to device wafer.
Reduced down in thickness is carrying out so-called brilliant back-grinding back on the surface of containing circuit pattern (pattern-formed circuity) in the semiconductor wafer, usually attach a support plate by a sticky material on the semiconductor wafer, to assist the processing of wafer.Because the die strength of thinning is not enough and be easier to deform, for example crooked (bending) and/or warpage (warping), therefore utilizing cutting technique to make before wafer is divided into other chip package, wafer surface is carried out sealing (for example, thermosetting epoxy resin) with moulding material (molding compound) first.Waffer edge can expose the sticky material of a part in the tradition moulding process, makes Waffer edge impaired easily during carrying out subsequent technique (for example time etching or dry ecthing), and fragmentation (chipped) for example occurs after unloading loading plate.When particularly using the sticky material of thermosetting (thermosetting), the high temperature dorsal part technique that device wafer carries out makes adhesion strength cause the infringement of low dielectric constant material layer greater than the low dielectric constant material layer in the device wafer during loading plate unloads separating process.Similarly, during carrying out dorsal part technique, the reduced viscosity of sticky material makes sticky material flow into the glass loading plate and causes other problem.
Summary of the invention
The object of the invention is to overcome defective of the prior art.
In one embodiment of the invention, a kind of manufacture method of stack device comprises: a wafer is provided, and it has a first surface and a second surface relative with it, has wherein applied one first adhesion coating on the first surface; A loading plate that has applied one second adhesion coating is provided, and a marginal zone of exposing loading plate; Via the first adhesion coating and the second adhesion coating the first surface of wafer is engaged to loading plate, wherein the marginal zone of loading plate is covered by the first adhesion coating; From the second surface chip thinning, to form the wafer of a thinning; A plurality of nude films are engaged on the wafer of thinning; Removal is adjacent to the first adhesion coating of the Waffer edge of thinning, and this two adhesion coating that exposes the marginal zone of loading plate and be adjacent to the marginal zone of loading plate; Apply a luminous energy or heat energy, to decompose the second adhesion coating; Unload loading plate from wafer; And remove the first adhesion coating on the first surface remain in wafer.
In another embodiment of the present invention, a kind of manufacture method of stack device comprises: a wafer is provided, and it has a first surface and a second surface relative with it, has wherein applied one first adhesion coating on the first surface; A loading plate that has applied one second adhesion coating is provided, and a marginal zone of exposing loading plate; Via the first adhesion coating and the second adhesion coating the first surface of wafer is engaged to loading plate, wherein the marginal zone of loading plate is covered by the first adhesion coating; From the second surface chip thinning, to form the wafer of a thinning; A plurality of nude films are engaged on the wafer of thinning, to form stacking to wafer of a nude film; At stacking formation one moulding material of nude film to wafer; Edge at contiguous moulding material forms a passage, and wherein passage passes the edge of moulding material, wafer and the first adhesion coating of a part; Remove in the edge of moulding material, wafer and the first adhesion coating part around passage, and the second adhesion coating that exposes the marginal zone of loading plate and be adjacent to this marginal zone of loading plate; Remove the second adhesion coating; Unload this loading plate from wafer; And remove the first adhesion coating on the first surface remain in wafer.
In further embodiment of this invention, a kind of processing method of device wafer, comprise: a device wafer is provided, it comprises the semiconductor substrate with a front surface and a back of the body surface, and wherein a through hole electrode that is filled with electric conducting material is formed in the semiconductor base and from front surface and extends into semiconductor base to a degree of depth toward back of the body surface; Front surface at semiconductor base forms one first adhesion coating, with the edge of cladding system wafer; A loading plate that has applied one second adhesion coating is provided, and a marginal zone of exposing loading plate; Via the first adhesion coating and the second adhesion coating device wafer is engaged to loading plate, wherein the marginal zone of loading plate is covered by the first adhesion coating; From the back of the body surface of semiconductor base thinning apparatus wafer, to expose an end points of through hole electrode; Back of the body surface at semiconductor base forms a metallization structure, to be electrically connected to the end points that exposes of through hole electrode; One nude film is engaged on the device wafer, to be electrically connected metallization structure; Remove the first adhesion coating of apparatus adjacent Waffer edge, to expose this marginal zone of loading plate; Remove the second adhesion coating; Unload loading plate from wafer; And remove the first adhesion coating.
The present invention can follow-up carry out thinning and dorsal part technique during processing unit wafer easily, easier under the situation of not damaging the device wafer from thinning unload loading plate.
Description of drawings
Fig. 1 illustrates according to the rectilinear nude film of the embodiment manufacturing flow chart to die stack, and it comprises the joint of interim loading plate and unloads.
Fig. 2 A to Fig. 2 K illustrates according to the method for Fig. 1 and makes nude film to the generalized section of an embodiment of the stages of die stack.
Fig. 3 A to Fig. 3 C illustrates the generalized section according to an embodiment of the joint of interim loading plate and the method that the method that unloads is processed the device wafer with through hole electrode.
Fig. 4 illustrates according to the rectilinear nude film of the embodiment manufacturing flow chart to die stack, and it comprises the joint of interim loading plate and unloads.
Fig. 5 A to Fig. 5 G illustrates according to the method for Fig. 4 and makes nude film to the generalized section of an embodiment of the stages of die stack.
Wherein, description of reference numerals is as follows:
100,500～method;
102,104,106,108,112,114,116,118,120,122,124,126,510,512,514,516,518～step;
200～device wafer;
200 "～device wafer of thinning;
200a～the first side;
200b, 200b "～the second side;
200e～edge;
202～the first adhesion coatings;
204～metallization structure;
210～semiconductor base;
210 "～substrate of thinning;
210a～front surface;
210b, 210 "～back of the body surface;
220～through hole electrode;
220a～end points;
240～interconnect structure;
250～dorsal part separator;
260～connection pad;
280～conductive structure;
300～loading plate;
300e～marginal zone;
302～the second adhesion coatings;
400～nude film;
402～nude film is stacking to wafer;
402a～moulding is stacking;
404～moulding material;
405～passage;
406～light source;
408～nude film is stacking to nude film.
Embodiment
In the following description, many specific detail parts have been proposed, with abundant understanding the present invention.Yet, any under in the technical field those of ordinary skill will understand that the present invention can carry out under these specific detail situations not having.In some examples, known configurations and technique are not described in detail in detail, to avoid making the present invention produce unnecessary obscuring.
The mentioned meaning about " embodiment " refers to be contained among at least one embodiment of the present invention relevant for mentioned specific feature (feature), structure or characteristic in the present embodiment in this specification.Therefore, " in one embodiment " term indication that each place occurs in this specification be not expressed as completely identical embodiment.Moreover specific feature, structure or characteristic can be done combination with one or more embodiment in any appropriate manner.Be understandable that following accompanying drawing does not illustrate according to ratio, and the usefulness that only furnishes an explanation.
Please refer to Fig. 1, it illustrates rectilinear nude film according to an embodiment to the stacking manufacturing flow chart of nude film (die to die), and it comprises the joint of interim loading plate (temporary caiier) and unloads.Please refer to Fig. 2 A to Fig. 2 K, it illustrates according to the method for Fig. 1 and makes nude film to an embodiment of the stages of die stack.
The initial step 102 of method 100 is to apply one first adhesion coating at a device wafer, and then carry out step 104, applies one second adhesion coating at a loading plate.Fig. 2 A illustrates the generalized section at a device wafer 200 coatings one first adhesion coating 202 of an embodiment, in order to be attached at the loading plate 300 that applies the second adhesion coating 302.Have a plurality of semiconductor chips in the device wafer 200, wherein each chip comprises a substrate, is formed with known electronic installation on it.Substrate can be made of semi-conducting material, silicon, arsenic germanium, Thassos (rock crystal) wafer, sapphire, glass, quartz, pottery, thermosets etc.Usually cover one layer or more dielectric layer and conductive layer in the substrate.Conductive layer provides connection and the wiring (routing) of below electronic installation.Device wafer 200 has the first side 200a and with respect to the second side 200b of the first side 200a.On the first side 200a, be formed with integrated circuit, comprise active (active) and passive (passive) device, for example transistor, resistance, electric capacity etc. are in order to connect connection pad and/or other interconnect structures.
The first adhesion coating 202 places the first side 200a top, so that device wafer 200 is attached loading plate 300.In one embodiment, the edge 200e of the first side 200a of the first adhesion coating 202 cladding system wafers 200.The first adhesion coating 202 can be an individual layer, multilayer cohesive structure or composite bed and is applied to spin coating (spin on) or lamination coating (lamination) technique, wherein at least one adhesion coating comprises wet-chemical removal type sticky material, for example thermoplasticity (thermal plastic) material, solvent-soluble shaped material.Also can use the sticky material of other types, for example pressure sensibility sticky material, photo-curable sticky material, epoxides or its combination etc.Sticky material can place on the surface of half aqueous or colloid, and it can be out of shape under pressurized immediately.The first adhesion coating 202 can carry out easily physical property or chemistry and divest.
Loading plate 300 be by removing or soluble material is consisted of, for example, and silicon, glass, quartz, pottery, silica, aluminium oxide, macromolecule, plastic cement, acrylic (acrylic-based) material, any other transparent material or its combination.Loading plate 300 is smooth, can be attached at device wafer 200.The thickness of loading plate 300 at 550 microns (μ m) to 850 microns scopes.The diameter of loading plate 300 is greater than the diameter of device wafer 200, however the exactly so size that depends on device wafer 200 of the size of loading plate 300.During processing or processing, the physical property of loading plate 300 generator wafers 200 supports, and loading plate 300 is transparent, to allow penetrating of light, and for example laser or ultraviolet light (UV).
The second adhesion coating 302 places loading plate 300 tops, so that device wafer 200 is attached loading plate 300.In one embodiment, except the marginal zone 300e of loading plate 300, the second adhesion coating 302 covers the major part of loading plate 300.The second adhesion coating 302 can be an individual layer or composite bed and is applied to spin coating or lamination coating technique.In one embodiment, the second adhesion coating 302 is made of light decomposability sticky material, for example laser-sensitive material, UV sensitive material or pyrolytic material, it can be decomposed when being exposed to luminous energy or heat energy (for example, infrared light (IR), laser, UV etc.) and lose viscosity.In another embodiment, the second adhesion coating 302 is made of the solvolysis sticky material, thermoplastic for example, it can decompose with solvent, for example the photoresist related solvents (as, propylene glycol monomethyl ether ester (propylene glycol methyl ether acetate, PGMEA) or N-N-methyl 2-pyrrolidone N-(N-methyl pyrrolidinone, NMP)).
Carry out the step 106 of method 100, device wafer is engaged with loading plate.Fig. 2 B illustrates and device wafer 200 is inverted and via adhesion coating 202 and 302 and be engaged to generalized section on the loading plate 300, can follow-up carry out thinning and dorsal part technique during processing unit wafer 200 easily.The first adhesion coating 302 covers the marginal zone 300e of the second adhesion coating 302 and loading plate 300.
Carry out the step 108 of method 100, the dorsal part of device wafer is carried out thinning.Fig. 2 C illustrates the generalized section that device wafer 200 carries out wafer thinning technique.After conforming to loading plate 300, the non-structure (structure-free) of device wafer 200 is distinguished (the second side 200b) be machined to required final thickness.For instance, can be undertaken forming by the mode of grinding (grinding), etching and/or grinding and polishing have the set thickness chip thinning 200 of (depending on the semiconductor packages application target) ".In one embodiment, device wafer 200 is thinned to about 5 microns to 50 microns thickness.In another embodiment, device wafer 200 is thinned to about 25 microns to 250 microns thickness.
Carry out the step 110 of method 100, at the dorsal part formation metallization structure of device wafer.Fig. 2 D is illustrated in the device wafer 200 of thinning " the second side 200b " the upper generalized section that forms metallization structure 204.The metallization structure 204 of dorsal part comprises that interconnect structure (for example, (re-distribution line reroutes, RDL)), external contact structure (for example, the solder projection of individual other semiconductor chip (solder bump) or contain copper bump) and/or as other structure of power line, inductance, electric capacity or any passive component.Metallization structure 204 can be made of the formed copper of method, aluminium, copper alloy or other electric conducting materials such as plating, electroless-plating, sputter (sputtering), chemical vapour deposition (CVD)s (chemical vapor deposition).
Carry out the step 112 of method 100, with chip join to the dorsal part of device wafer.Fig. 2 E illustrates the device wafer 200 that a plurality of nude films 400 are engaged and are electrically connected to thinning " the second side 200b " on metallization structure 400 and form nude film to stacking 402 generalized section of wafer.Joint method comprises general employed method, and for example oxide layer engages etc. copper joint, adhesion joint and solder projection silicon layer bond, copper oxide layer joint, oxide layer.Nude film 400 can comprise memory chip, radio frequency (radio frequency, RF) chip, logic chip or other chips.Each nude film 400 has first surface and second surface, and integrated circuit is formed on the first surface.In one embodiment, the first surface of nude film 400 is engaged to the device wafer 200 of thinning ".In one embodiment, the second surface 14b of nude film 400 is engaged to the device wafer 200 of thinning ".
Carry out the step 114 of method 100, nude film is carried out moulding (molding) to wafer stacking.Fig. 2 F illustrates the generalized section of nude film being carried out moulding process to stacking 402 of wafer and forming the stacking 402a of a moulding.One moulding material 404 be coated on nude film to wafer stacking 402 on, and insert space between the adjacent nude film 400.Moulding process is at the device wafer 200 of thinning " Edge preserving one uncovering area.Moulding material 404 can be made of curing materials, for example macromolecular material, resin material, polyimides (polyimide), silica, epoxides, benzocyclobutene (benzocyclobutene, BCB), SilkTM (Tao Shi chemical company (Dow Chemical)) or its combination.Moulding process comprises ejection formation, compression forming, steel plate printing, rotary coating or the following moulding process that develops.After coating molding material 404, be cured or baking procedure, with coagulation forming material 404.
Carry out the step 116 of method 100, the stacking 402a of self-forming unloads loading plate 300.Fig. 2 G to Fig. 2 I illustrates the stages generalized section that loading plate unloads separating process.Begin to carry out the step 118 of step 116, remove the device wafer 200 that is positioned at thinning by a clean method " the first adhesion coating 202 of edge 200e; with the marginal zone 300e that exposes loading plate 300 and the second adhesion coating 302 that is adjacent to marginal zone 300e, shown in Fig. 2 G.Clean method can be chemical hydro-peening (jetting) technique or wet type trough washery (wet bench) technique.Carry out the step 120 of step 116, remove the second adhesion coating 302.In one embodiment, remove the second adhesion coating 302 by light source 406 decomposition, shown in Fig. 2 H.Light source 406 leads to loading plate 300 and passes loading plate 300, and the second adhesion coating 302 is decomposed after absorbing light energy.Light source 406 can comprise infrared light (IR), laser, irradiation light etc.In other embodiments, can remove the second adhesion coating 302, for example NH4OH by solvent decomposition method.
Usually after finishing wafer level test, carry out the step 122 of step 116, separate loading plate 300 and the stacking 402a of moulding, shown in Fig. 2 I.Because the second adhesion coating 302 removes by decomposition or solvent, therefore easier under the situation of not damaging from the device wafer 200 of thinning " unload loading plate 300.Unload separating process and can be any suitable (de-bonding) technique of peeling off, make the device wafer 200 of thinning " in semiconductor structure possess its integrality.For instance, utilize solvent, UV irradiation or (pulled off) mode that pulls to unload separating process, to remove loading plate 300 from the first adhesion coating 202.
Carry out the step 124 of method 100, remove and stay the device wafer 200 of thinning " upper the first adhesion coating 202.Fig. 2 J illustrates the device wafer 200 to thinning " the first side 200a carry out wafer cleaning procedure to remove the generalized section of the first adhesion coating 202.In one embodiment, wafer cleaning procedure is wet process, with chemical stripping the first adhesion coating 302.In other are implemented, can be by thermal decomposition, peel off, plasma cleaning, granula cleaning (pellet cleaning) etc. remove the first adhesion coating 202, thereby exposed in other semiconductor chip in order to be engaged to electrical joint and to be formed at the device wafer 200 of thinning " the external contact of the first side 200a.
Carry out the step 126 of method 100, along Cutting Road the stacking 402a of moulding is cut into other nude film to stacking 408 of nude film with conventional process.Fig. 2 K illustrates a plurality of nude films to stacking 408 generalized section of nude film.After carrying out cutting technique, stacking wafer can be assembled on the IC-card by anisotropic conductive film (anisotropically conductive connection film).
One or more nude film of device wafer 200 can have in one or more substrate via electrode (through substrate via, TSV) is formed at.Fig. 3 A to Fig. 3 C illustrates an embodiment who has the device wafer of through hole electrode according to the method manufacturing of Fig. 1 and Fig. 2 A to Fig. 2 K, wherein omits explaining of same or similar part.
The have a plurality of silicon through hole electrodes device wafer 200 of (through silicon via, TSV) is engaged to loading plate 300 by adhesion coating 202 and 302 generalized section is shown according to the step 102 of method 100 to 106, Fig. 3 A.
Device wafer 200 comprises the semiconductor substrate 210 that has front surface 210a and carry on the back surperficial 210b, and wherein integrated circuit and interconnect structure are formed on the front surface 210a, and a plurality of through hole electrode 220 passes the semiconductor base 210 of at least a portion.The connector of each through hole electrode 220 added metal extends to a desired depth from front surface 210a toward the surperficial 210b of the back of the body.Through hole electrode 220 can be electrically connected the connection pad 260 that is formed on the interconnect structure 240.The making of through hole electrode 220 can be carried out before making " ground floor position intraconnections " (its expression is positioned at bottom metal interlevel dielectric (inter-metal dielectric, IMD) the layer bottom metal pattern layer of contact structure (via structure) and transistor top).In addition, filling hole with metal (metal-filled via) technique can be carried out after making internal connection-wire structure.
The generalized section of the stacking 402a of moulding that comprises a plurality of silicon through hole electrodes (TSV) is shown to 112, Fig. 3 B according to the step 108 of method 100.After carrying out dorsal part thinning technique, an end points 220a of through hole electrode 220 exposes and/or protrudes from the substrate 210 of thinning " back of the body surface 210b ", shown in Fig. 2 B.Form dorsal part separator 250, to cover the wafer 210 of thinning " dorsal part.Conductive structure 280, for example solder projection or copper bump are formed at above the end points 220a of through hole electrode 220, to be engaged to nude film 400.Conductive structure 280 also comprises rerouting office layer (RDL) and connection pad, and it can form before making solder projection or copper bump.
The generalized section that the stacking 402a of loading plate 300 self-supporting types unloads is shown according to the step 114 of method 100 to 124, Fig. 3 C.Again moulding material 404 is coated on after stacking 402 tops of nude film to wafer, remove the device wafer 200 that is positioned at thinning by a clean method " first adhesion coating 202 at edge, with the marginal zone 300e that exposes loading plate 300 and the second adhesion coating 302 (not shown in Fig. 3 C) of neighboring edge district 300e.Then utilize light source 406 to decompose and remove the second adhesion coating 302, shown in Fig. 2 H.In addition, can remove the second adhesion coating 302 by solvent decomposition method.Next, the stacking 402a of self-forming unloads loading plate 300 and without causing damage.Then carry out following steps, remove the device wafer 200 remain in thinning by wafer cleaning procedure " on the first adhesion coating 202, for example with wet process, chemistry divests the first adhesion coating 202.
The feature of many embodiment more than has been described, although the use of the interim loading plate that discloses relates to the making of TSV device wafer, yet be understandable that the method that disclose in this place may be implemented in the application type that other need use provisional loading plate, for example imageing sensor, MEMS (micro electro mechanical system) (microelectromechanical systems, MEMS) or other 3DIC use.
Please refer to Fig. 4, it illustrates according to the rectilinear nude film of the embodiment manufacturing flow chart to die stack, and it comprises the joint of interim loading plate and unloads.Please refer to Fig. 5 A to Fig. 5 G, it illustrates according to the method for Fig. 4 and makes nude film to the generalized section of an embodiment of the stages of die stack, wherein omits same or similar explaining in Fig. 1 to Fig. 3.
Method 500 originates in step 102 and 104, then carries out step 106 to 114, forms the stacking 402a of moulding with moulding material 404 sealings, shown in Fig. 5 A.
Then, method 500 carry out step 510, from nude film stacking 402 of wafer is unloaded loading plate 300.Fig. 5 A to Fig. 5 G illustrates the stages generalized section that loading plate unloads separating process.Begin to carry out the step 512 of step 510, the device wafer 200 of little cutting (trimming) thinning " the edge, with form around and the passage 405 at the stacking 402a of contiguous moulding edge, shown in Fig. 5 B.By patterning method, laser cutting instrument for example, the device wafer 200 that passage 405 is cut wear moulding material 404 and thinning ", and extend the first adhesion coating 202 of putting a part and do not contact loading plate 300 and/or the second adhesion coating 302.In addition, also can form passage 405 with etch process.The diameter of passage 405 is less than 5 millimeters (mm).
Carry out the step 514 of step 510, remove the device wafer 200 that is positioned at thinning by a clean method " the first adhesion coating 202 of edge 200e; with the marginal zone 300e that exposes loading plate 300 and the second adhesion coating 302 that is adjacent to marginal zone 300e, shown in Fig. 5 C.Clean method can be chemical spray cleaning process or wet type trough washery technique, in order to remove the part around passage 405, comprised the moulding material 404 at the stacking 402a of contiguous moulding edge, the device wafer 200 of thinning " and the first adhesion coating 202; thereby expose the second adhesion coating 302 of the marginal zone 300e of contiguous loading plate 300, equally also exposed the marginal zone 300e of loading plate 300.
Carry out the step 516 of step 510, remove the second adhesion coating 302.In one embodiment, remove the second adhesion coating 302 by light source 406 decomposition, shown in Fig. 5 D.Light source 406 leads to loading plate 300 and passes loading plate 300, and the second adhesion coating 302 is decomposed after absorbing light energy.Light source 406 can comprise infrared light (IR), laser, irradiation light etc.In other embodiments, can remove the second adhesion coating 302 by solvent decomposition method.
Usually after finishing wafer level test, carry out the step 518 of step 510, stacking 402 to wafer of loading plate 300 and nude film separately is shown in Fig. 5 E.Because the second adhesion coating 302 removes by decomposition or solvent, therefore easier under the situation of not damaging from the device wafer 200 of thinning " unload loading plate 300.Unload separating process and can be any suitable stripping technology, make the device wafer 200 of thinning " in semiconductor structure possess its integrality.For instance, utilize solvent, UV irradiation or the mode that pulls to unload separating process, to remove loading plate 300 from the first adhesion coating 202.
Carry out the step 124 of method 500, remove and stay the device wafer 200 of thinning " upper the first adhesion coating 202.Fig. 5 F illustrates the device wafer 200 to thinning " the first side 200a carry out wafer cleaning procedure to remove the generalized section of the first adhesion coating 202.In one embodiment, wafer cleaning procedure is wet process, with chemical stripping the first adhesion coating 302.Therefore, exposed in other semiconductor chip in order to be engaged to electrical joint and to be formed at the device wafer 200 of thinning " the external contact of the first side 200a.Carry out the step 126 of method 500, along Cutting Road the stacking 402a of moulding is cut into other nude film to stacking 408 of nude film with conventional process.Fig. 5 G illustrates a plurality of nude films to stacking 408 generalized section of nude film.After carrying out cutting technique, stacking wafer can be assembled on the IC-card by anisotropic conductive film.
In the above detailed description, the present invention contrasts its specific embodiment and explains.Yet, be clear that very much without departing from the spirit and scope of the present invention, when making various changes, structure, technique and change, as claimed in claim.Therefore, specification and accompanying drawing are for the example explanation rather than in order to limit the present invention.Be understandable that the present invention can use other different combinations and environment, and do in can be the herein expressed inventive concept scope to change and change.

Claims (10)

1. the manufacture method of a stack device comprises:
One wafer is provided, and it has a first surface and a second surface relative with it, has wherein applied one first adhesion coating on this first surface;
A loading plate that has applied one second adhesion coating is provided, and a marginal zone of exposing this loading plate;
Via this first adhesion coating and this second adhesion coating this first surface of this wafer is engaged to this loading plate, wherein this marginal zone of this loading plate is covered by this first adhesion coating;
From this this wafer of second surface thinning, to form the wafer of a thinning;
A plurality of nude films are engaged on the wafer of this thinning;
Removal is adjacent to this first adhesion coating of the Waffer edge of this thinning, and this second adhesion coating that exposes this marginal zone of this loading plate and be adjacent to this marginal zone of this loading plate;
Apply a luminous energy or heat energy, to decompose this second adhesion coating;
Unload this loading plate from this wafer; And
Removal remains in this first adhesion coating on this first surface of this wafer.
2. the manufacture method of stack device as claimed in claim 1, wherein this luminous energy comprises infrared light, laser or ultraviolet light.
3. the manufacture method of stack device as claimed in claim 1, wherein this first adhesion coating is made of wet-chemical removal type sticky material.
4. the manufacture method of stack device as claimed in claim 1, wherein this second adhesion coating is made of light breakdown type or thermal decomposition type or solvolysis type sticky material.
5. the manufacture method of a stack device comprises:
One wafer is provided, and it has a first surface and a second surface relative with it, has wherein applied one first adhesion coating on this first surface;
A loading plate that has applied one second adhesion coating is provided, and a marginal zone of exposing this loading plate;
Via this first adhesion coating and this second adhesion coating this first surface of this wafer is engaged to this loading plate, wherein this marginal zone of this loading plate is covered by this first adhesion coating;
From this this wafer of second surface thinning, to form the wafer of a thinning;
A plurality of nude films are engaged on the wafer of this thinning, to form stacking to wafer of a nude film;
At stacking formation one moulding material of this nude film to wafer;
Edge at contiguous this moulding material forms a passage, and wherein this passage passes the edge of this moulding material, this wafer and this first adhesion coating of a part;
Remove in the edge of this moulding material, this wafer and this first adhesion coating part around this passage, and this second adhesion coating that exposes this marginal zone of this loading plate and be adjacent to this marginal zone of this loading plate;
Remove this second adhesion coating;
Unload this loading plate from this wafer; And
Removal remains in this first adhesion coating on this first surface of this wafer.
6. the manufacture method of stack device as claimed in claim 5, wherein the diameter of this passage is less than 5 millimeters.
7. the manufacture method of stack device as claimed in claim 5, the step of wherein removing this second adhesion coating comprise and apply a luminous energy or heat energy or solvent to decompose this second adhesion coating.
8. the manufacture method of stack device as claimed in claim 5, wherein this first adhesion coating is made of wet-chemical removal type sticky material.
9. the processing method of a device wafer comprises:
One device wafer is provided, and it comprises the semiconductor substrate with a front surface and a back of the body surface, and wherein a through hole electrode that is filled with electric conducting material is formed in this semiconductor base and from this front surface and extends into this semiconductor base to one degree of depth toward this back of the body surface;
This front surface at this semiconductor base forms one first adhesion coating, to cover the edge of this device wafer;
A loading plate that has applied one second adhesion coating is provided, and a marginal zone of exposing this loading plate;
Via this first adhesion coating and this second adhesion coating this device wafer is engaged to this loading plate, wherein this marginal zone of this loading plate is covered by this first adhesion coating;
Carry on the back this device wafer of surperficial thinning from this of this semiconductor base, to expose an end points of this through hole electrode;
This back of the body surface at this semiconductor base forms a conductive structure, to be electrically connected to this end points that exposes of this through hole electrode;
One nude film is engaged on this device wafer, to be electrically connected this conductive structure;
Remove this first adhesion coating at contiguous this device wafer edge, to expose this marginal zone of this loading plate;
Remove this second adhesion coating;
Unload this loading plate from this wafer; And
Remove this first adhesion coating.
10. the processing method of device wafer as claimed in claim 9 is wherein removed the step of this second adhesion coating for applying a luminous energy or heat energy to decompose this second adhesion coating.
CN2010102466864A 2010-02-18 2010-08-04 Manufacturing method of stack device and device chip process method Expired - Fee Related CN102163559B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/707,752 US7883991B1 (en) 2010-02-18 2010-02-18 Temporary carrier bonding and detaching processes
US12/707,752 2010-02-18

Publications (2)

Publication Number Publication Date
CN102163559A CN102163559A (en) 2011-08-24
CN102163559B true CN102163559B (en) 2013-01-30

Family

ID=43531937

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010102466864A Expired - Fee Related CN102163559B (en) 2010-02-18 2010-08-04 Manufacturing method of stack device and device chip process method

Country Status (3)

Country Link
US (1) US7883991B1 (en)
CN (1) CN102163559B (en)
TW (1) TWI446419B (en)

Families Citing this family (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1790639B1 (en) * 2004-08-27 2014-03-26 Ono Pharmaceutical Co., Ltd. Spirocyclic compounds and their use as cxcr4-antagonists
PL1961744T3 (en) 2005-11-18 2013-09-30 Ono Pharmaceutical Co Basic group-containing compound and use thereof
JP5257068B2 (en) * 2006-05-16 2013-08-07 小野薬品工業株式会社 Compound containing acidic group which may be protected and use thereof
JP2011040419A (en) * 2008-05-22 2011-02-24 Fuji Electric Systems Co Ltd Method for manufacturing semiconductor device and apparatus therefor
US8232140B2 (en) * 2009-03-27 2012-07-31 Taiwan Semiconductor Manufacturing Company, Ltd. Method for ultra thin wafer handling and processing
US9768305B2 (en) 2009-05-29 2017-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Gradient ternary or quaternary multiple-gate transistor
TWI419302B (en) * 2010-02-11 2013-12-11 Advanced Semiconductor Eng Package process
FR2957190B1 (en) * 2010-03-02 2012-04-27 Soitec Silicon On Insulator PROCESS FOR PRODUCING A MULTILAYER STRUCTURE WITH THERMOMECHANICAL EFFECT DETOURAGE
KR20130090321A (en) * 2010-05-20 2013-08-13 에베 그룹 에. 탈너 게엠베하 Method for producing chip stacks, and a carrier for carrying out the method
US8722540B2 (en) * 2010-07-22 2014-05-13 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling defects in thin wafer handling
US9263314B2 (en) 2010-08-06 2016-02-16 Brewer Science Inc. Multiple bonding layers for thin-wafer handling
US8324105B2 (en) * 2010-08-13 2012-12-04 Victory Gain Group Corporation Stacking method and stacking carrier
JP2012109538A (en) 2010-10-29 2012-06-07 Tokyo Ohka Kogyo Co Ltd Laminate and method for separating the same
JP5756334B2 (en) 2010-10-29 2015-07-29 東京応化工業株式会社 Laminated body and method for separating the laminated body
JP5802106B2 (en) * 2010-11-15 2015-10-28 東京応化工業株式会社 Laminate and separation method
CN103403855B (en) * 2011-02-28 2017-02-22 道康宁公司 Wafer bonding system and method for bonding and debonding thereof
US8551881B2 (en) * 2011-04-25 2013-10-08 Nanya Technology Corporation Method of bevel trimming three dimensional semiconductor device
JP2013008915A (en) * 2011-06-27 2013-01-10 Toshiba Corp Substrate processing method and substrate processing apparatus
US8829676B2 (en) 2011-06-28 2014-09-09 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure for wafer level package
JP2013030537A (en) * 2011-07-27 2013-02-07 Elpida Memory Inc Method of manufacturing semiconductor device
JP5421967B2 (en) * 2011-09-07 2014-02-19 東京エレクトロン株式会社 Joining method, program, computer storage medium, and joining system
US8409927B1 (en) * 2011-09-23 2013-04-02 GlobalFoundries, Inc. Methods for fabricating integrated circuit systems including high reliability die under-fill
US20130075892A1 (en) * 2011-09-27 2013-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method for Three Dimensional Integrated Circuit Fabrication
JP5970071B2 (en) 2011-09-30 2016-08-17 インテル・コーポレーション Device structure manufacturing method and structure
DE102012101237A1 (en) 2012-02-16 2013-08-22 Ev Group E. Thallner Gmbh A method for temporarily connecting a product substrate to a carrier substrate
US8697542B2 (en) * 2012-04-12 2014-04-15 The Research Foundation Of State University Of New York Method for thin die-to-wafer bonding
TWI468787B (en) * 2012-04-25 2015-01-11 Mirle Automation Corp Temporary bonding method and bonding apparatus thereof
US9064770B2 (en) * 2012-07-17 2015-06-23 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for minimizing edge peeling in the manufacturing of BSI chips
US9269623B2 (en) 2012-10-25 2016-02-23 Rohm And Haas Electronic Materials Llc Ephemeral bonding
KR102075635B1 (en) 2013-01-03 2020-03-02 삼성전자주식회사 Wafer supporting structure, intermediate structure of a semiconductor package including the wafer supporting structure and method of manufacturing the semiconductor package using the intermediate structure
US9368460B2 (en) 2013-03-15 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out interconnect structure and method for forming same
JP6214182B2 (en) * 2013-03-25 2017-10-18 東京応化工業株式会社 Substrate processing method
CN105190844B (en) * 2013-05-24 2017-08-22 富士电机株式会社 The manufacture method of semiconductor device
TWI576190B (en) * 2013-08-01 2017-04-01 Ibm Wafer debonding using mid-wavelength infrared radiation ablation
US9315696B2 (en) 2013-10-31 2016-04-19 Dow Global Technologies Llc Ephemeral bonding
JP6295066B2 (en) * 2013-11-20 2018-03-14 東京応化工業株式会社 Processing method
CN103632926B (en) * 2013-11-27 2016-04-13 中国电子科技集团公司第四十一研究所 A kind of method of electroplating thin film circuit figure in ultrathin quartz substrate
US9870946B2 (en) 2013-12-31 2018-01-16 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level package structure and method of forming same
KR20150092675A (en) * 2014-02-05 2015-08-13 삼성전자주식회사 Method for manufacturing of semiconductor devices
US9355881B2 (en) 2014-02-18 2016-05-31 Infineon Technologies Ag Semiconductor device including a dielectric material
JP6423616B2 (en) * 2014-05-22 2018-11-14 株式会社ディスコ Wafer processing method
US9184104B1 (en) * 2014-05-28 2015-11-10 Stats Chippac, Ltd. Semiconductor device and method of forming adhesive layer over insulating layer for bonding carrier to mixed surfaces of semiconductor die and encapsulant
US9324601B1 (en) * 2014-11-07 2016-04-26 International Business Machines Corporation Low temperature adhesive resins for wafer bonding
US9644118B2 (en) 2015-03-03 2017-05-09 Dow Global Technologies Llc Method of releasably attaching a semiconductor substrate to a carrier
US10522383B2 (en) 2015-03-25 2019-12-31 International Business Machines Corporation Thermoplastic temporary adhesive for silicon handler with infra-red laser wafer de-bonding
CN107912069A (en) * 2015-05-04 2018-04-13 由普莱克斯有限公司 Leaded carriers structure without die attached pad and the encapsulation being consequently formed
KR102021302B1 (en) * 2015-05-08 2019-09-16 후지필름 가부시키가이샤 Method for Manufacturing Device Substrate and Semiconductor Device
CN107403755A (en) * 2016-05-19 2017-11-28 胡川 Chip manufacture method
CN108242393B (en) * 2016-12-23 2021-04-23 中芯国际集成电路制造(上海)有限公司 Method for manufacturing semiconductor device
CN110178212B (en) * 2016-12-28 2024-01-09 艾德亚半导体接合科技有限公司 Treatment of stacked substrates
KR20180090494A (en) 2017-02-03 2018-08-13 삼성전자주식회사 Method for fabricating substrate structure
US10340251B2 (en) 2017-04-26 2019-07-02 Nxp Usa, Inc. Method for making an electronic component package
US10403598B2 (en) * 2017-08-11 2019-09-03 Micron Technology, Inc. Methods and system for processing semiconductor device structures
US10326044B2 (en) * 2017-08-18 2019-06-18 Micron Technology, Inc. Method and apparatus for processing semiconductor device structures
KR102430496B1 (en) 2017-09-29 2022-08-08 삼성전자주식회사 Image sensing apparatus and manufacturing method thereof
US10388516B1 (en) * 2018-01-10 2019-08-20 Facebook Technologies, Llc Method for polymer-assisted chip transfer
US10586725B1 (en) * 2018-01-10 2020-03-10 Facebook Technologies, Llc Method for polymer-assisted chip transfer
US10559486B1 (en) * 2018-01-10 2020-02-11 Facebook Technologies, Llc Method for polymer-assisted chip transfer
US10910287B2 (en) * 2018-02-28 2021-02-02 Stmicroelectronics Pte Ltd Semiconductor package with protected sidewall and method of forming the same
US10847400B2 (en) * 2018-12-28 2020-11-24 Applied Materials, Inc. Adhesive-less substrate bonding to carrier plate
WO2020159856A1 (en) * 2019-01-28 2020-08-06 Amerasia International Technology, Inc. Semiconductor wafer processing system and method
KR20210012302A (en) * 2019-07-24 2021-02-03 삼성전자주식회사 Semiconductor package comprising an image sensor chip and method of fabricating the same
JP7189106B2 (en) * 2019-09-13 2022-12-13 株式会社東芝 Holding plate and substrate polishing method
US11347001B2 (en) * 2020-04-01 2022-05-31 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and method of fabricating the same
CN111755377B (en) * 2020-06-29 2022-02-11 西安微电子技术研究所 Wafer de-bonding method
CN112959211B (en) * 2021-02-22 2021-12-31 长江存储科技有限责任公司 Wafer processing apparatus and processing method
JP2023038075A (en) * 2021-09-06 2023-03-16 キオクシア株式会社 Semiconductor manufacturing device and method for manufacturing semiconductor device
CN115881541A (en) * 2021-09-28 2023-03-31 聚力成半导体(上海)有限公司 Method for manufacturing semiconductor device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020121693A1 (en) * 2000-12-11 2002-09-05 Milla Juan G. Stacked die package
US6479321B2 (en) * 2001-03-23 2002-11-12 Industrial Technology Research Institute One-step semiconductor stack packaging method
JP4613709B2 (en) * 2005-06-24 2011-01-19 セイコーエプソン株式会社 Manufacturing method of semiconductor device
US7462551B2 (en) 2005-09-30 2008-12-09 Intel Corporation Adhesive system for supporting thin silicon wafer
DE112007003208T5 (en) * 2007-01-09 2009-12-17 Infineon Technologies Ag A semiconductor package

Also Published As

Publication number Publication date
TW201130022A (en) 2011-09-01
US7883991B1 (en) 2011-02-08
CN102163559A (en) 2011-08-24
TWI446419B (en) 2014-07-21

Similar Documents

Publication Publication Date Title
CN102163559B (en) Manufacturing method of stack device and device chip process method
TWI701790B (en) Chip package structure and method for manufacturing the same
KR101822236B1 (en) Semiconductor device and method of manufactures
US9613857B2 (en) Electrostatic discharge protection structure and method
US7498240B2 (en) Microfeature workpieces, carriers, and associated methods
US8846499B2 (en) Composite carrier structure
US20070287265A1 (en) Substrate treating method and method of manufacturing semiconductor apparatus
US7445963B2 (en) Semiconductor package having an interfacial adhesive layer
US20070045836A1 (en) Stacked chip package using warp preventing insulative material and manufacturing method thereof
KR20150104467A (en) Manufacturing method of semiconductor device and semiconductor device thereof
TWI494979B (en) Semicondcutor process
US20130273691A1 (en) Apparatus and method for thin die-to-wafer bonding
US8810012B2 (en) Chip package, method for forming the same, and package wafer
US10056294B2 (en) Techniques for adhesive control between a substrate and a die
KR20100020939A (en) Ultra-thin chip packaging
US8642390B2 (en) Tape residue-free bump area after wafer back grinding
US11069652B2 (en) Method of manufacturing semiconductor structure
TW201715231A (en) Sensing device and method for forming the same
US10163801B2 (en) Structure and formation method of chip package with fan-out structure
US7846776B2 (en) Methods for releasably attaching sacrificial support members to microfeature workpieces and microfeature devices formed using such methods
US8652939B2 (en) Method and apparatus for die assembly
TW201349413A (en) Chip package and method for forming the same
US8912653B2 (en) Plasma treatment on semiconductor wafers
US9997390B2 (en) Semiconductor manufacturing method and laminated body
CN105448643B (en) The processing method of wafer

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130130

CF01 Termination of patent right due to non-payment of annual fee