Embodiment
For making the purpose, technical solutions and advantages of the present invention express clearlyer, the present invention is further described in more detail below in conjunction with drawings and the specific embodiments.
Continue in the prior art in the node down link, the data in the repeated link subframe transfer to antenna port successively with binary sequence, are sent to receiving terminal.Receiving terminal carries out the respective handling such as demodulation to the binary sequence that receives again.Because the sub-frame data that repeated link can be assigned to is limited, each via node will take certain resource and send binary data in subframe.Binary data increase the bottleneck effect that has caused in the via node down link.
The present invention proposes a kind of communication means that improves power system capacity, is applicable to the via node down link.
Fig. 1 is a kind of communication means flow chart that improves power system capacity, specifically may further comprise the steps:
Step 101 arranges an above clock rate.
At data sending terminal and data receiver an above clock rate is set, comprises the clock rate that is provided with an above different length value, length value resource element counting in corresponding clock rate is equal to counting length value in the decimal system for 1 time.
Clock rate comprises coarse adjustment clock rate and fine setting clock rate.The coarse adjustment clock rate is 10, and namely the resource element counting is equal to for 1 time and counts 10 in the decimal system in coarse adjustment counting, and the fine setting clock rate is 1, and namely the resource element counting is equal to for 1 time and counts 1 in the decimal system in the fine setting counting.
Clock rate comprises coarse adjustment clock rate 1, coarse adjustment clock rate 2 and fine setting clock rate, and coarse adjustment clock rate 1 is 100, and namely the resource element counting is equal to for 1 time and counts 100 in the decimal system in coarse adjustment counting 1; Coarse adjustment clock rate 2 is 10, and namely the resource element counting is equal to for 1 time and counts 10 in the decimal system in coarse adjustment counting 2; The fine setting clock rate is 1, and namely the resource element counting is equal to for 1 time and counts 1 in the decimal system in fine setting counting.
Step 102 is block with Data Division to be sent, and the conversion block obtains count value according to block and clock rate after the conversion.
Obtaining count value according to block and clock rate after the conversion may further comprise the steps:
A, will have the clock rate of maximum length value as present clock speed;
Block is divided by present clock speed, if obtain integer, then with the count value of this integer as corresponding present clock speed, execution in step C after B, the usefulness conversion; If do not obtain integer, inferior length value clock rate as present clock speed, is returned step B and continued to carry out;
C, with the clock rate of inferior length value as present clock speed,,,, change step C over to and continue to carry out then with the count value of this integer as present clock speed if obtain integer divided by present clock speed with remainder; If do not obtain integer, return step C and continue to carry out, until remainder is 0.
Clock rate comprises coarse adjustment clock rate and fine setting clock rate.The coarse adjustment clock rate is 10, and the fine setting clock rate is 1 o'clock, and binary data to be sent is split as the block that size is 7 bit to 9 bits.Should be converted to decimal data by binary block.
Count value comprises coarse adjustment count value corresponding to coarse adjustment clock rate and fine setting count value corresponding to fine setting clock rate,
With the coarse adjustment clock rate as present clock speed;
With changing rear block divided by the coarse adjustment clock rate, if obtain integer, then this integer is as coarse adjustment count value corresponding to coarse adjustment clock rate, to finely tune clock rate as present clock speed, with remainder divided by the fine setting clock rate, obtain integer, then with this integer as fine setting fine setting count value corresponding to clock rate.If with changing rear block divided by the coarse adjustment clock rate.Do not obtain integer, will finely tune clock rate as present clock speed, divided by the fine setting clock rate, obtain integer with block after the conversion, then with this integer as fine setting fine setting count value corresponding to clock rate.
When clock rate comprises coarse adjustment clock rate 1, coarse adjustment clock rate 2 and fine setting clock rate.Coarse adjustment clock rate 1 is 100, and the coarse adjustment clock rate is 10, and the fine setting clock rate is 1 o'clock, and binary data to be sent is split as the block that size is 10 bit to 12 bits.Should be converted to decimal data by binary block.
Count value comprises the coarse adjustment count value 1 of coarse adjustment clock rate 1 correspondence, coarse adjustment count value 2 and the fine setting count value corresponding to fine setting clock rate of coarse adjustment clock rate 2 correspondences,
To have the coarse adjustment clock rate 1 of maximum length value as present clock speed;
With the conversion after block divided by coarse adjustment clock rate 1, if obtain integer, then with this integer as coarse adjustment count value 1; With coarse adjustment clock rate 2 as present clock speed, with remainder divided by coarse adjustment clock rate 2, if obtain integer, then with this integer as coarse adjustment count value 2; To finely tune clock rate as present clock speed, with remainder divided by the fine setting clock rate, if obtain integer, then with this integer as the fine setting count value;
With the conversion after block divided by coarse adjustment clock rate 1, if do not obtain integer, with coarse adjustment clock rate 2 as present clock speed, with the conversion after block divided by coarse adjustment clock rate 2, if obtain integer, then with this integer as coarse adjustment count value 2; To finely tune clock rate as present clock speed, with remainder divided by the fine setting clock rate, if obtain integer, then with this integer as the fine setting count value;
With changing rear block divided by coarse adjustment clock rate 1, if do not obtain integer, with changing rear block divided by coarse adjustment clock rate 2, if do not obtain integer, to finely tune clock rate as present clock speed, with the conversion after block divided by the fine setting clock rate, if obtain integer, then with this integer as the fine setting count value.
Step 103, the start bit of block and stop bit place respectively the resource element that data sending terminal sends after the conversion, and the start bit of block and the resource element number between the stop bit are count values after the conversion.
In each subframe, control signal (being contained in down control channel (among the PDCCH)) is in the front portion of subframe, and the data message that transmits is positioned at the rear portion of subframe.The data message that transmits in each subframe will obtain indication in the control signal of this subframe.
Be the block of 7 to 9 bits for size, before data send, in the control channel in the subframe, set extra control signal bit, require two bits for control signal.Wherein, 00 expression coarse adjustment counting start bit, 01 expression coarse adjustment counting stop bit and fine setting counting start bit, 10 expression fine setting counting stop bits.By control channel, can indicate at which resource element to send coarse adjustment counting start bit coarse adjustment counting stop bit and fine setting counting start bit, and fine setting counting stop bit.Thereby can obtain relevant position to count accurately at this resource element exactly so that receive.For example, the 7 bit-binary data 1111111 that need to transmit, being converted into decimal data is 128, and when coarse adjustment speed is 10, fine setting speed is 1, and then data 128 need coarse adjustment counting 12 times, fine setting counting 8 times, amounting to needs 20 resource elements.00 expression coarse adjustment counting start bit, this start bit are in the 1st resource element, and 01 coarse adjustment counting stop bit and fine setting counting start bit are in the 13rd resource element, and 10 fine setting counting stop bits are in the 21st resource element.Thereby need 7 Bit datas of transmission finally to be reduced to three Bit datas, i.e. coarse adjustment counting start bit, coarse adjustment counting stop bit and fine setting counting start bit and fine setting counting stop bit, wherein Bit data of each bit stealing, totally three Bit datas.Receiving terminal is according to there being what coarse adjustment counting, and what fine setting countings just can obtain metric data.
When having a plurality of blocks to transmit, the coarse adjustment of each block counting start bit, coarse adjustment counting stop bit and fine setting counting start bit, fine setting counting stop bit is in corresponding resource element; Only need to satisfy coarse adjustment counting start bit, the resource element prime number between coarse adjustment counting stop bit and the fine setting counting start bit equals the coarse adjustment counting; Coarse adjustment counting stop bit and fine setting counting start bit, it is just passable that the resource element prime number between the fine setting counting stop bit equals the fine setting counting.Coarse adjustment counting start bit is arranged in corresponding resource element, coarse adjustment counting stop bit and fine setting counting start bit, fine setting counting stop bit just can further obtain metric data.When some resource element is controlled that signaling takies or other data when taking, MR-BS will dispatch its start bit and stop bit successively to backward shift, arrange its relevant position so that receive the data that can correctly recover transmission.
Be the block of 10 to 12 bits for size, before data send, in the control channel in the subframe, set extra control signal bit, require two bits for control signal.Wherein, 1 start bit is counted in 00 expression coarse adjustment, and 1 stop bit is counted in 01 expression coarse adjustment and 2 start bits are counted in coarse adjustment, and 2 stop bits and fine setting counting start bit are counted in 10 expression coarse adjustment, 11 expression fine setting counting stop bits.
By control channel, can indicate in which resource element transmission coarse adjustment and count 1 start bit, 1 stop bit is counted in coarse adjustment and 2 start bits are counted in coarse adjustment, and 2 stop bits and fine setting counting start bit are counted in coarse adjustment, and finely tune the counting stop bit.Thereby can obtain relevant position to count accurately at resource element exactly so that receive.For example, the 10 bit-binary data 1111111111 that need transmission, being converted into decimal data is 512, when coarse adjustment speed 1 is 100, coarse adjustment speed 2 is 10, and fine setting speed is 1, then data 512 need coarse adjustment counting 1 counting 5 times, coarse adjustment counting 2 countings 1 time, fine setting counting 2 times, amounting to needs 8 resource elements.00 expression coarse adjustment counting start bit, coarse adjustment is counted in the 1st resource element of 1 start bit, 1 stop bit is counted in 01 coarse adjustment and coarse adjustment is counted 2 start bits in the 6th resource element, 2 stop bits are counted in 10 expression coarse adjustment and fine setting is counted start bit in the 7th resource element, and 11 expression fine setting counting stop bits are in the 9th resource element.Thereby need 10 Bit datas of transmission finally to be reduced to 4 Bit datas, i.e. 1 start bit is counted in coarse adjustment, 1 stop bit is counted in coarse adjustment and 2 start bits are counted in coarse adjustment, 2 stop bits and fine setting counting start bit and fine setting counting stop bit are counted in coarse adjustment.Receiving terminal according to coarse adjustment counting 1 have what, coarse adjustment counting 2 have what, the fine setting counting have what, just can obtain metric data.
When having a plurality of blocks to transmit, 1 start bit is counted in the coarse adjustment of each block, and 1 stop bit is counted in coarse adjustment and 2 start bits are counted in coarse adjustment, 2 stop bits and fine setting counting start bit are counted in coarse adjustment, and fine setting counting stop bit is in corresponding resource element.Only need to satisfy coarse adjustment and count 1 start bit, coarse adjustment is counted 1 stop bit and coarse adjustment and is counted resource element prime number between 2 start bits and equal coarse adjustment and count 1 count value; 1 stop bit is counted in coarse adjustment and 2 start bits are counted in coarse adjustment, and 2 stop bits and fine setting counting start bit are counted in coarse adjustment, between the resource element prime number equal coarse adjustment and count 2 count values; 2 stop bits and fine setting counting start bit are counted in coarse adjustment, and it is just passable that the resource element prime number between the fine setting counting stop bit equals to finely tune count value.Have coarse adjustment to count 1 start bit in corresponding resource element, 1 stop bit is counted in coarse adjustment and 2 start bits are counted in coarse adjustment, and 2 stop bits and fine setting counting start bit are counted in coarse adjustment, and fine setting counting stop bit just can obtain metric data.When some resource element is controlled that signaling takies or other data when taking, MR-BS will dispatch its start bit and stop bit successively to backward shift, arrange its relevant position so that receive the data that can correctly recover transmission.
Step 104, data receiver begin counting when receiving after the conversion start bit of block, stop counting after receiving the stop bit of block after the conversion, obtain count value.
After data receiver receives and sends the start bit control signal of block after the conversion by data sending terminal, begin counting when receiving again the start bit of block after the conversion; After data receiver receives and sends the stop bit control signal of block after the conversion by data sending terminal, stop counting when receiving again the stop bit of block after the conversion.
Step 105, by count value and clock rate, data receiver obtains changing rear block, carries out inverse conversion to changing rear block, obtains block.
After receiving terminal obtains corresponding count value, block after the conversion=count value * clock rate.For the data that coarse adjustment count value and fine setting count value are arranged, block after the conversion=coarse adjustment count value * coarse adjustment speed+fine setting count value * finely tunes counting; For the data that coarse adjustment count value 1, coarse adjustment count value 2 and fine setting count value are arranged, block after the conversion=coarse adjustment count value 1* coarse adjustment speed 1+ coarse adjustment count value 2* coarse adjustment speed 2+ fine setting count value * fine setting counting.
The block decimal data is converted to binary sequence after will changing, and receiving terminal obtains block.
Fig. 2 is at MR-BS a kind of flow chart that improves the communication means of power system capacity to the down link of RS, specifically may further comprise the steps:
Step 201, multi-hop base station (MR-BS) are to doing Data Division at via node downlink antenna port binary data waiting for transmission.Again binary data is converted to decimal data.Data Division is that binary data waiting for transmission is divided into a plurality of blocks, and the bit number of each block determines by empirical value, for example a numerical value in 7 bit to 12 bits.But for the binary data less than 7 bits, need not carry out Data Division in the present invention.For example, the binary data of 1 28 bit is divided into 4 blocks, and each block is 7 bits.The binary data block of 17 bit, the decimal numeral numerical value change scope of actual representative is 0~128 (2
7=128), namely when clock rate was 1 (each resource element counting 1 time), it was 128 countings on the resource element that 128 countings at the most can be regarded as.Resource element is the least unit that resource is distributed in LTE advanced system.
Block needed the coarse adjustment counting after step 202, MR-BS judged conversion, and then execution in step 203; Block did not need the coarse adjustment counting after MR-BS judged conversion, and then execution in step 204.
Clock rate comprises coarse adjustment clock rate and fine setting clock rate.The coarse adjustment clock rate can be a plurality of, and arranges before transfer of data according to the bit number of transmission binary data.It is 10 that the coarse adjustment clock rate is set, and namely 1 resource element counting is equal to for 1 time and counts 10 in the decimal system in coarse adjustment counting; The fine setting clock rate is set to 1, and namely 1 resource element counting is equal to for 1 time and counts 1 in the decimal system in fine setting counting.The bit number that coarse adjustment clock rate and fine setting clock rate are applicable to block is a certain numerical value in 7~9.It is 100 that coarse adjustment clock rate 1 is set, namely 1 resource element counting is equal to for 1 time and counts 100 in the decimal system in coarse adjustment counting 1, coarse adjustment clock rate 2 is 10, namely 1 resource element counting is equal to for 1 time and counts 10 in the decimal system in coarse adjustment counting 2, the fine setting clock rate is 1, and namely 1 resource element counting is equal to for 1 time and counts 1 in the decimal system in fine setting counting.The bit number that coarse adjustment clock rate 1, coarse adjustment clock rate 2 and fine setting clock rate are applicable to block is a certain numerical value in 10~12.
Whether block was greater than the coarse adjustment clock rate after MR-BS judged conversion, if block is greater than the coarse adjustment clock rate after the conversion, then block needs the coarse adjustment counting after the conversion; If block is less than the coarse adjustment clock rate after the conversion, then block does not need the coarse adjustment counting after the conversion.
The start bit control signal was counted in the block coarse adjustment after step 203, via node (RS) received and send conversion in the control channel of MR-BS in subframe.MR-BS sends the rear block coarse adjustment counting of conversion start bit to RS in resource element, and begins to count up to next data to be sent; RS receives the coarse adjustment counting start bit of the rear block of conversion, beginning coarse adjustment counting.
Block need to be finely tuned counting after step 204, MR-BS judged conversion, and then execution in step 205; Block did not need the fine setting counting after MR-BS judged conversion, and then execution in step 206.
MR-BS according to conversion after block whether be 0 more than or equal to block after coarse adjustment clock rate and the conversion divided by the remainder of coarse adjustment clock rate whether, need to judge whether the fine setting counting.Be that MR-BS judges that block after block is more than or equal to coarse adjustment clock rate and conversion after the conversion is 0 divided by the remainder of coarse adjustment clock rate, then block does not need the fine setting counting after the conversion; Otherwise block need to be finely tuned counting after the conversion.
When step 205, MR-BS count down to fine setting counting start bit, send block coarse adjustment counting stop bit and fine setting counting start bit control signal after the conversion to RS in the control channel in giving frame, and in corresponding resource element, send coarse adjustment counting stop bit and fine setting counting start bit.RS stops the coarse adjustment counting after receiving coarse adjustment counting stop bit that MR-BS sends and fine setting counting start bit, and the coarse adjustment data that send for MR-BS of storage coarse adjustment counting, and RS begins fine setting to be counted.
Step 206, MR-BS count down to next data to be sent, send the rear block fine setting of conversion counting stop bit control signal to RS in the control channel in subframe, stop counting, and block fine setting counting stop bit after in corresponding resource element, sending conversion.Block fine setting stop bit stops the fine setting counting RS receives conversion in corresponding resource element after, and storage fine setting enumeration data is the fine setting enumeration data that MR-BS sends.
Block coarse adjustment count value and fine setting count value multiply by corresponding count rate with count value after the conversion of RS record, can obtain corresponding decimal data.For example, coarse adjustment counting 12, coarse adjustment speed is 10, fine setting counting 8, fine setting speed is 1, then corresponding decimal data is 12*10+8*1=128.Again decimal data is converted to binary data 1111111.RS obtains corresponding binary data.
Fig. 3 is at MR-BS a kind of MR-BS process chart that improves the communication means of power system capacity to the down link of RS, specifically may further comprise the steps:
Step 301, MR-BS are to doing Data Division at antenna port binary data waiting for transmission.Data Division is that binary data waiting for transmission is divided into a plurality of blocks, and the bit number of each block determines by empirical value, for example a numerical value in 7 bit to 12 bits.But for the binary data less than 7 bits, need not carry out Data Division in the present invention.The binary data of block is converted to decimal data.
Step 302, MR-BS judge that block needs the coarse adjustment counting, and then execution in step 303; Do not need the coarse adjustment counting such as block, then execution in step 305.
Whether greater than the coarse adjustment clock rate, if block is greater than the coarse adjustment clock rate after the conversion, then block needs coarse adjustment to count to MR-BS after the conversion according to the rear block of conversion; If block is less than the coarse adjustment clock rate after the conversion, then block does not need the coarse adjustment counting after the conversion.
Send the coarse adjustment counting start bit control signal of block in step 303, the MR-BS control channel in subframe to RS.
Step 304, MR-BS send the rear block coarse adjustment counting start bit of conversion and begin to count up to data to be sent to RS in corresponding resource element.
Block need to be finely tuned counting after step 305, MR-BS judged conversion, and then execution in step 306; Block did not need the fine setting counting after MR-BS judged conversion, and then execution in step 308.
MR-BS according to conversion after block whether be 0 more than or equal to block after coarse adjustment clock rate and the conversion divided by the remainder of coarse adjustment clock rate whether, need to judge whether the fine setting counting.Be that MR-BS judges that block after block is more than or equal to coarse adjustment clock rate and conversion after the conversion is 0 divided by the remainder of coarse adjustment clock rate, then block does not need the fine setting counting after the conversion; Otherwise block is not the integral multiple of coarse adjustment clock rate after the conversion, and then block need to be finely tuned counting after the conversion.
When step 306, MR-BS count down to fine setting data to be sent, send the rear block coarse adjustment counting stop bit of conversion and fine setting counting start bit control signal to RS in the control channel in subframe.
Step 307, MR-BS send the rear block coarse adjustment counting stop bit of conversion and fine setting counting start bit and begin to count up to outgoing data to RS in corresponding resource element.
Step 308, when MR-BS count down to data to be sent, send block fine setting counting stop bit control signal after the conversion to RS in the control channel in subframe.
Step 309, MR-BS send the rear block fine setting of conversion counting stop bit to RS in corresponding resource element.
Fig. 4 is at MR-BS a kind of RS process chart that improves the communication means of power system capacity to the down link of RS, specifically may further comprise the steps:
Step 401, RS receive the coarse adjustment counting start bit control signal that MR-BS sends the rear block of conversion, execution in step 402; RS does not receive that MR-BS sends the coarse adjustment counting start bit control signal of the rear block of conversion, execution in step 403.
Step 402, RS receive block coarse adjustment counting start bit after the conversion that MR-BS sends, beginning coarse adjustment counting in corresponding resource element.
Step 403, RS receive block coarse adjustment counting stop bit and fine setting counting start bit control signal after the conversion that MR-BS sends, and then execution in step 404; Stop bit and fine setting counting start bit control signal were not counted in the block coarse adjustment after RS received conversion, and then execution in step 405.
Block coarse adjustment counting stop bit and fine setting counting start bit after step 404, the RS conversion that reception MR-BS sends in corresponding resource element, stop coarse adjustment counting and poke coarse adjustment enumeration data and sent the coarse adjustment enumeration data by MR-BS, begin simultaneously the fine setting counting.
Step 405, RS receive block fine setting counting stop bit control signal after the conversion that MR-BS sends, and then execution in step 406; RS does not receive block fine setting counting stop bit control signal after the conversion that MR-BS sends, and then execution in step 407.
Block fine setting counting stop bit stops fine setting and counts after step 406, the RS conversion that reception MR-BS sends in corresponding resource element, and storage fine setting enumeration data is sent the fine setting enumeration data by MR-BS.
Block coarse adjustment count value and fine setting count value after step 407, the conversion of RS record multiply by corresponding count rate with count value, obtain corresponding decimal data.For example, the coarse adjustment count value is 12, and coarse adjustment speed is 10, and the fine setting count value is 8, and fine setting speed is 1, and then corresponding decimal data is 12*10+8*1=128.Again decimal data is converted to binary data 1111111.RS obtains corresponding binary data.
Fig. 5 a kind of flow chart that improves the communication means of power system capacity that is RS to the down link of MS-R specifically may further comprise the steps:
Step 501, RS are to doing Data Division at via node downlink antenna port binary data waiting for transmission.Again binary data is converted to decimal data.Data Division is that binary data waiting for transmission is divided into a plurality of blocks, and the bit number of each block determines by empirical value, for example a numerical value in 7 bit to 12 bits.But for the binary data less than 7 bits, need not carry out Data Division in the present invention.For example, the binary data of 1 28 bit is divided into 4 blocks, and each block is 7 bits.The binary data block of 17 bit, the decimal numeral numerical value change scope of actual representative is 0~128 (2
7=128), namely be 1 in clock rate when (each resource element counting 1 time), can to regard as be 128 countings on the resource element to 128 countings at the most.Resource element is the least unit that resource is distributed in LTE advanced system.
Block needed the coarse adjustment counting after step 502, RS judged conversion, and then execution in step 503; Block did not need the coarse adjustment counting after RS judged conversion, and then execution in step 504.
Clock rate comprises coarse adjustment clock rate and fine setting clock rate.The coarse adjustment clock rate can be a plurality of, and arranges before transfer of data according to the bit number of transmission binary data.It is 10 that the coarse adjustment clock rate is set, and namely 1 resource element counting is equal to for 1 time and counts 10 in the decimal system in coarse adjustment counting; The fine setting clock rate is set to 1, and namely 1 resource element counting is equal to for 1 time and counts 1 in the decimal system in fine setting counting.The bit number that coarse adjustment clock rate and fine setting clock rate are applicable to block is a certain numerical value in 7~9.It is 100 that coarse adjustment clock rate 1 is set, namely 1 resource element counting is equal to for 1 time and counts 100 in the decimal system in coarse adjustment counting 1, coarse adjustment clock rate 2 is 10, namely 1 resource element counting is equal to for 1 time and counts 10 in the decimal system in coarse adjustment counting 2, the fine setting clock rate is 1, and namely 1 resource element counting is equal to for 1 time and counts 1 in the decimal system in fine setting counting.The bit number that coarse adjustment clock rate 1, coarse adjustment clock rate 2 and fine setting clock rate are applicable to block is a certain numerical value in 10~12.
Whether greater than the coarse adjustment clock rate, if block is greater than the coarse adjustment clock rate after the conversion, then block needs coarse adjustment to count to RS after the conversion according to the rear block of conversion; If block is less than the coarse adjustment clock rate after the conversion, then block does not need the coarse adjustment counting after the conversion.
Step 503, by the user of relay node services (MS-R) receive in the control channel of RS in subframe institute sends conversion afterwards the block coarse adjustment count the start bit dispatching command.RS sends the rear block coarse adjustment counting of conversion start bit to MS-R in resource element, and begins to count up to next data to be sent; MS-R receives the coarse adjustment counting start bit of the rear block of conversion, beginning coarse adjustment counting.
Block need to be finely tuned counting after step 504, RS judged conversion, and then execution in step 505; Block did not need the fine setting counting after RS judged conversion, and then execution in step 506.
RS according to conversion after block whether be 0 more than or equal to block after coarse adjustment clock rate and the conversion divided by the remainder of coarse adjustment clock rate whether, whether judge need to need the fine setting counting.Be that RS judges that block after block is more than or equal to coarse adjustment clock rate and conversion after the conversion is 0 divided by the remainder of coarse adjustment clock rate, then block does not need the fine setting counting after the conversion; Otherwise block need to be finely tuned counting after the conversion.
When step 505, RS count down to fine setting enumeration data to be sent, send block coarse adjustment counting stop bit and fine setting counting start bit dispatching command after the conversion to MS-R in the control channel in subframe, and in corresponding resource element, send coarse adjustment counting stop bit and fine setting counting start bit.MS-R stops the coarse adjustment counting after receiving coarse adjustment counting stop bit that RS sends and fine setting counting start bit, and storage coarse adjustment counting is the coarse adjustment enumeration data that RS sends, and begins fine setting and counts.
Step 506, RS count down to next data to be sent, send the rear block fine setting of conversion counting stop bit control signal to MS-R in the control channel in subframe, stop counting, and block fine setting counting stop bit after in corresponding resource element, sending conversion.Block fine setting counting stop bit stops the fine setting counting MS-R receives conversion in corresponding resource element after, and storage fine setting enumeration data is the fine setting data that RS sends.
Block coarse adjustment count value and fine setting count value multiply by corresponding count rate with count value after the conversion of MS-R record, obtain corresponding decimal data.For example, the coarse adjustment count value is 12, and coarse adjustment speed is 10, and the fine setting count value is 8, and fine setting speed is 1, and then corresponding decimal data is 12*10+8*1=128.Again decimal data is converted to binary data 1111111.MS-R obtains corresponding binary data.
Fig. 6 is at RS a kind of RS process chart that improves the communication means of power system capacity to the down link of MS-R, specifically may further comprise the steps:
Step 601, RS are to doing Data Division at antenna port binary data waiting for transmission.Data Division is that binary data waiting for transmission is divided into a plurality of blocks, and the bit number of each block determines by empirical value, for example a numerical value in 7 bit to 12 bits.But for the binary data less than 7 bits, need not carry out Data Division in the present invention.The binary data of block is converted to decimal data.
Block needed the coarse adjustment counting after step 602, RS judged conversion, and then execution in step 603; As change rear block and do not need coarse adjustment counting, then execution in step 605.
Whether block was greater than the coarse adjustment clock rate after RS judged conversion, if block is greater than the coarse adjustment clock rate after the conversion, then block needs the coarse adjustment counting after the conversion; If block is less than the coarse adjustment clock rate after the conversion, then block does not need the coarse adjustment counting after the conversion.
Send the coarse adjustment counting start bit control signal of the rear block of conversion in step 603, the RS control channel in subframe to MS-B.
Step 604, RS send the rear block coarse adjustment counting start bit of conversion and begin to count up to data to be sent to MS-B in corresponding resource element.
Block need to be finely tuned counting after step 605, RS judged conversion, and then execution in step 606; Block did not need the fine setting counting after RS judged conversion, and then execution in step 608.
RS according to conversion after block whether more than or equal to being that whether block is 0 divided by the remainder of coarse adjustment clock rate after coarse adjustment clock rate and the conversion, need to judge whether the fine setting counting.Be that RS judges that block after block is more than or equal to coarse adjustment clock rate and conversion after the conversion is 0 divided by the remainder of coarse adjustment clock rate, then block does not need the fine setting counting after the conversion; Otherwise block need to be finely tuned counting after the conversion.
When step 606, RS count down to fine setting data to be sent, send the rear block coarse adjustment counting stop bit of conversion and fine setting counting start bit control signal to MS-B in the control channel in subframe.
Step 607, RS send the rear block coarse adjustment counting stop bit of conversion and fine setting counting start bit and begin to count up to outgoing data to MS-B in corresponding resource element.
Step 608, when RS count down to data to be sent, send block fine setting counting position of rest control signal after the conversion to MS-B in the control channel in subframe.
Step 609, RS send the rear block fine setting of conversion counting stop bit to MS-B in corresponding resource element.
Fig. 7 is at RS a kind of MS-R process chart that improves the communication means of power system capacity to the down link of MS-R, specifically may further comprise the steps:
Step 701, MS-R receive the coarse adjustment counting start bit control signal that RS sends the rear block of conversion, execution in step 702; MS-R does not receive that RS sends the coarse adjustment counting start bit control signal of the rear block of conversion, execution in step 703.
Step 702, MS-R receive block coarse adjustment counting start bit after the conversion that RS sends, beginning coarse adjustment counting in corresponding resource element.
Step 703, MS-R receive block coarse adjustment counting stop bit and fine setting counting start bit control signal after the conversion that RS sends, and then execution in step 704; Stop bit and fine setting counting start bit control signal were not counted in the block coarse adjustment after MS-R received conversion, and then execution in step 705.
Block coarse adjustment counting stop bit and fine setting counting start bit after step 704, the MS-R conversion that reception MR-BS sends in corresponding resource element, stop coarse adjustment counting and poke coarse adjustment enumeration data and sent the coarse adjustment enumeration data by RS, begin simultaneously the fine setting counting.
Step 705, MS-R receive block fine setting counting stop bit control signal after the conversion that RS sends, and then execution in step 706; MS-R does not receive block fine setting counting stop bit control signal after the conversion that RS sends, and then execution in step 707.
Step 706, MS-R receive block fine setting counting stop bit after the conversion that RS sends in corresponding resource element, stop counting, and storage fine setting enumeration data is sent the fine setting data by RS.
Step 707, MS-R record the rear block coarse adjustment count value of this conversion and fine setting count value, and count value be multiply by corresponding count rate, obtain corresponding decimal data.For example, the coarse adjustment count value is 12, and coarse adjustment speed is 10, and the fine setting count value is 8, and fine setting speed is 1, and then corresponding decimal data is 12*10+8*1=128.Again decimal data is converted to binary data 1111111.RS obtains corresponding binary data.
The present invention also provides a kind of communication system that improves power system capacity, this system comprises: data sending terminal, be used for arranging an above clock rate, be block with Data Division to be sent, the conversion block, obtain count value according to block and clock rate after the conversion, start bit and the stop bit of block after the conversion that obtains to transmit according to count value, place respectively the resource element of transmission to send the start bit and the stop bit that obtain, the resource element number between start bit and the stop bit is count value; Data receiver, start bit and the stop bit of block after being used for that an above clock rate is set and receiving conversion, begin counting when receiving the start bit that the rear block of conversion is arranged in the resource element, stop counting after receiving the stop bit that the rear block of conversion is arranged in the resource element, obtain count value, obtain changing rear block according to count value and clock rate, carry out inverse conversion to changing rear block, obtain block.
Such as Fig. 8, data sending terminal comprises, module 801 is set, and is used for arranging an above clock rate; Data module 802, data module, being used for Data Division to be sent is block, the conversion block obtains count value according to block and clock rate after the conversion; Send counting module 803, send counting module, start bit and the stop bit of block place respectively the resource element of transmission to send start bit and the stop bit that obtains after the conversion that is used for obtaining transmitting according to count value, and the resource element number between start bit and the stop bit is count value.Further comprise computing module 804, be used for calculating an above count value of the rear block of conversion.
Such as Fig. 9, data receiver comprises, module 901 is set, and is used for arranging an above clock rate; Count pick up module 902, the count pick up module, be used for reception and place the start bit of the rear block of resource element conversion and the stop bit of the rear block of conversion, begin counting when receiving the start bit that the rear block of conversion is arranged in the resource element, receive resource element and have after the conversion and stop counting behind the stop bit of block, obtain count value; Processing module 903 is used for calculating the rear block of conversion according to count value and clock rate, carries out inverse conversion to changing rear block, obtains block.
By communication means of the present invention, the block that need to transmit 7 Bit datas finally is reduced to needs to transmit 3 Bit datas, coarse adjustment counting start bit, and stop bit and fine setting counting start bit are counted in coarse adjustment, and stop bit is counted in fine setting.D1 among Fig. 9 represents the transmission status of this block, and the time delay that causes is the duration of 20 resource elements.D1 is comprised of three Bit datas, coarse adjustment counting start bit, coarse adjustment counting stop bit and fine setting counting start bit, fine setting counting stop bit.Wherein 20 resource elements are respectively 12 resource elements and 88 resource elements compositions that the fine setting counting needs that 12 coarse adjustment need to be counted.In Fig. 9, according to the control signal in the control channel, the block that to observe 8 length be 7 bits (is that D1 is to D8, each block is enumerated according to 128 times under worst case countings) can transmit according to Fig. 9 D1=D2=D3=D4=D5=D6=D7=D8=1111111 (binary system)=128 (decimal system).Namely in 28 resource elements, transmit 8 blocks, and also have 4 resource elements vacant, can be used for the remainder data transmission.In traditional transmission plan, 28 resource elements are only to transmit the data of 28 bits, i.e. 4 blocks.More existing transmission plan, communication means of the present invention can be many for existing methodical twice with throughput hoisting.
In addition, by communication means of the present invention, the transinformation of air interface greatly reduces, thereby reduces system interference.Simultaneously, take owing to reduce running time-frequency resource, have more running time-frequency resource can be used for interference coordination, thereby reduce the signal reception mistake that external disturbance causes.
Communication means of the present invention is converted to corresponding decimal data with antenna port binary data waiting for transmission, and after then decimal data being processed accordingly, receiving terminal will receive that decimal data is converted to binary data.Communication means of the present invention is to illustrate by the BPSK modulation system.This method is equally applicable to other modulation system, and for example QPSK modulation can be done corresponding the adjustment to count rate.This paper is repeated description no longer.
The above is preferred embodiment of the present invention only, is not for limiting protection scope of the present invention.Within the spirit and principles in the present invention all, any modification of doing, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.