CN101626233B - Resistive superconductive asynchronous bilinear logic universal gate circuit - Google Patents
Resistive superconductive asynchronous bilinear logic universal gate circuit Download PDFInfo
- Publication number
- CN101626233B CN101626233B CN2009101010828A CN200910101082A CN101626233B CN 101626233 B CN101626233 B CN 101626233B CN 2009101010828 A CN2009101010828 A CN 2009101010828A CN 200910101082 A CN200910101082 A CN 200910101082A CN 101626233 B CN101626233 B CN 101626233B
- Authority
- CN
- China
- Prior art keywords
- inductance
- josephson junction
- current source
- connects
- josephson
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000004907 flux Effects 0.000 claims description 32
- 230000007547 defect Effects 0.000 abstract 1
- 230000001960 triggered effect Effects 0.000 abstract 1
- 238000004321 preservation Methods 0.000 description 20
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 239000002887 superconductor Substances 0.000 description 1
Images
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
Abstract
本发明涉及电阻性超导异步双线逻辑通用型门电路。目前已有的超导异步双线电路的逻辑门结构具有使用约瑟夫森结的数量过多和布线困难的缺陷。本发明包括四个约瑟夫森量子干涉器和两个扼流电阻,每个约瑟夫森量子干涉器由四个约瑟夫森结和三个连接电感组成。其中相邻的两个约瑟夫森量子干涉器共用两个约瑟夫森结。本发明提出的逻辑门结构,利用电阻消耗掉逻辑门触发后残留在门电路中的环路电流,而使得所需的约瑟夫森结的数量大大减小。本发明很好的兼顾了布线的方便性,顺序结构的电路布局比已有技术更容易应用在大规模超导集成电路中。
The invention relates to a resistive superconducting asynchronous two-wire logic general-purpose gate circuit. The current logic gate structure of the superconducting asynchronous two-wire circuit has the defects of too many Josephson junctions and difficult wiring. The invention includes four Josephson quantum interferometers and two choke resistors, and each Josephson quantum interferometer is composed of four Josephson junctions and three connecting inductances. Two adjacent Josephson quantum interferometers share two Josephson junctions. The logic gate structure proposed by the present invention uses resistance to consume the loop current remaining in the gate circuit after the logic gate is triggered, so that the number of required Josephson junctions is greatly reduced. The invention takes the convenience of wiring into consideration well, and the circuit layout of the sequence structure is easier to be applied in the large-scale superconducting integrated circuit than the prior art.
Description
技术领域technical field
本发明属于超导数字电路技术领域,涉及一种用于超导RSFQ(快速单磁通量子)数字集成电路中的电阻性异步双线(Dual-Rail)逻辑通用型门电路结构,这种电路可以利用合路器组成与门、或门、异或门。The invention belongs to the technical field of superconducting digital circuits, and relates to a resistive asynchronous dual-rail (Dual-Rail) logic general-purpose gate circuit structure used in superconducting RSFQ (Rapid Single Flux Quantum) digital integrated circuits. Use combiners to form AND gates, OR gates, and XOR gates.
背景技术Background technique
里哈耶夫(K.K.Likharev)、马哈诺夫(0.A.Mukhanov)和赛门诺夫(V.K.Semenov)在1985年提出了基于约瑟夫森结的逻辑电路技术,即超导快速单磁通量子(Rapid Single Flux Quantum)技术。In 1985, K.K.Likharev, O.A.Mukhanov and V.K.Semenov proposed a logic circuit technology based on Josephson junctions, that is, superconducting fast single flux quantum (Rapid Single Flux Quantum) technology.
约瑟夫森结是由两个超导体间的弱连接(通常为隧道结)组成的。这种结可以在皮秒量级的时间间隔上在超导态和一般态之间转换。在转换过程中会在结间产生伴随单磁通量子电压脉冲。快速单磁通量子数字电路技术就是用单磁通量子电压脉冲来表示数字信息。A Josephson junction consists of a weak link (usually a tunnel junction) between two superconductors. The junction can switch between superconducting and normal states on the order of picoseconds. A concomitant single flux quantum voltage pulse is generated across the junction during the switching process. Fast single magnetic flux quantum digital circuit technology is to use single magnetic flux quantum voltage pulse to represent digital information.
传统的方式如图1(a)所示,在电路中时钟线的两个电压脉冲间隙之间,信号线上如果有电压脉冲输入,则表示信号“1”,如果没有,则表示信号“0”。这种同步方式的电路对于输入延迟特别敏感,对于时钟频率上百GHz的超导集成电路尤其如此。昌平前泽(M.Maezawa)等人在1996年提出了双线结构的快速单磁通量子数字电路技术,如图1(b)所示,双线结构由两个信号线(分别表示信号“1”和信号“0”)组成,不需要单独的时钟信号。双线结构解决了传统快速单磁通量子数字电路的时钟同步困难、对时钟抖动和偏移等敏感问题。但其对于现有的约瑟夫森结超导电路制作工艺来说,又有着结数过多和布线困难的问题。因此需要一种对于延迟不敏感,而又具有较少结数和布线容易的电路。The traditional way is shown in Figure 1(a). Between the two voltage pulse gaps of the clock line in the circuit, if there is a voltage pulse input on the signal line, it means a signal "1", and if there is no voltage pulse, it means a signal "0". ". Circuits in this synchronous mode are particularly sensitive to input delay, especially for superconducting integrated circuits with a clock frequency of hundreds of GHz. In 1996, Changping Maezawa et al. proposed a fast single-flux quantum digital circuit technology with a double-wire structure. As shown in Figure 1(b), the double-wire structure consists of two signal lines (representing the signal "1 " and signal "0"), no separate clock signal is required. The two-wire structure solves the difficulties of clock synchronization and sensitivity to clock jitter and skew in traditional fast single-flux quantum digital circuits. However, for the existing Josephson junction superconducting circuit manufacturing process, there are problems of too many junctions and difficult wiring. There is therefore a need for a circuit that is not sensitive to delay, yet has a low number of junctions and is easy to route.
发明内容Contents of the invention
本发明的主要目的是在于提供一种可用于超导快速单磁通量子双线结构的通用型门电路,减少其使用的约瑟夫森结的数量并且使布线更加简单方便。The main purpose of the present invention is to provide a general-purpose gate circuit that can be used in a superconducting fast single-flux quantum doublet structure, which reduces the number of Josephson junctions used and makes wiring simpler and more convenient.
本发明的解决技术问题的具体方案是:The concrete scheme of technical solution problem of the present invention is:
第一连接电感L1的一端为第一输入端,第一连接电感L1的另一端、第二连接电感L2的一端与第一约瑟夫森结J1的一端连接,第一约瑟夫森结J1的另一端接地;第二连接电感L2的另一端、第三连接电感L3的一端与第一电流源I1的输出端连接,第一电流源I1的接地端接地;第三连接电感L3的另一端、第一磁通保存电感L24的一端与第二约瑟夫森结J2的一端连接,第二约瑟夫森结J2的另一端接地;第一磁通保存电感L24的另一端与第三约瑟夫森结J3的一端连接;One end of the first connection inductance L1 is the first input end, the other end of the first connection inductance L1 and one end of the second connection inductance L2 are connected to one end of the first Josephson junction J1, and the other end of the first Josephson junction J1 is grounded ; The other end of the second connection inductance L2, one end of the third connection inductance L3 are connected to the output end of the first current source I1, and the ground terminal of the first current source I1 is grounded; the other end of the third connection inductance L3, the first magnetic One end of the pass-through preservation inductance L24 is connected to one end of the second Josephson junction J2, and the other end of the second Josephson junction J2 is grounded; the other end of the first magnetic flux preservation inductance L24 is connected to one end of the third Josephson junction J3;
第四连接电感L4的一端为第二输入端,第四连接电感L4的另一端、第五连接电感L5的一端与第四约瑟夫森结J4的一端连接,第四约瑟夫森结J4的另一端接地;第五连接电感L5的另一端、第六连接电感L6的一端与第二电流源I2的输出端连接,第二电流源I2的接地端接地;第六连接电感L6的另一端、第二磁通保存电感L25的一端与第五约瑟夫森结J5的一端连接,第五约瑟夫森结J5的另一端接地;第二磁通保存电感L25的另一端与第六约瑟夫森结J6的一端连接;One end of the fourth connection inductance L4 is the second input end, the other end of the fourth connection inductance L4 and one end of the fifth connection inductance L5 are connected to one end of the fourth Josephson junction J4, and the other end of the fourth Josephson junction J4 is grounded The other end of the fifth connection inductance L5, one end of the sixth connection inductance L6 are connected to the output end of the second current source I2, and the ground terminal of the second current source I2 is grounded; the other end of the sixth connection inductance L6, the second magnetic One end of the pass-through preservation inductance L25 is connected to one end of the fifth Josephson junction J5, and the other end of the fifth Josephson junction J5 is grounded; the other end of the second magnetic flux preservation inductance L25 is connected to one end of the sixth Josephson junction J6;
第三约瑟夫森结J3的另一端、第六约瑟夫森结J6的另一端、第三电流源I3的输出端与第七连接电感L7的一端连接,第三电流源I3的接地端接地;第七连接电感L7的另一端、第四电流源I4的输出端、第八连接电感L8的一端与第七约瑟夫森结J7的一端连接,第四电流源I4的接地端接地;第八连接电感L8的另一端与第一扼流电阻R1的一端连接,第一扼流电阻R1的另一端、第五电流源I5的输出端、第八约瑟夫森结J8的一端与第九连接电感L9的一端连接,第五电流源I5的接地端接地,第八约瑟夫森结J8的另一端接地,第九连接电感L9的另一端为第一输出端;The other end of the third Josephson junction J3, the other end of the sixth Josephson junction J6, the output end of the third current source I3 are connected to one end of the seventh connection inductance L7, and the ground terminal of the third current source I3 is grounded; the seventh The other end of the connection inductor L7, the output end of the fourth current source I4, one end of the eighth connection inductor L8 is connected to one end of the seventh Josephson junction J7, the ground terminal of the fourth current source I4 is grounded; the eighth connection inductor L8 The other end is connected to one end of the first choke resistor R1, the other end of the first choke resistor R1, the output end of the fifth current source I5, and one end of the eighth Josephson junction J8 are connected to one end of the ninth connection inductor L9, The ground end of the fifth current source I5 is grounded, the other end of the eighth Josephson junction J8 is grounded, and the other end of the ninth connection inductor L9 is the first output end;
第十连接电感L10的一端为第三输入端,第十连接电感L10的另一端、第十一连接电感L11的一端与第九约瑟夫森结J9的一端连接,第九约瑟夫森结J9的另一端接地;第十一连接电感L11的另一端、第十二连接电感L12的一端与第六电流源I6的输出端连接,第六电流源I6的接地端接地;第十二连接电感L12的另一端、第三磁通保存电感L26的一端与第十约瑟夫森结J10的一端连接,第十约瑟夫森结J10的另一端接地;第三磁通保存电感L26的另一端与第十一约瑟夫森结J11的一端连接;One end of the tenth connection inductor L10 is the third input end, the other end of the tenth connection inductor L10, one end of the eleventh connection inductor L11 are connected to one end of the ninth Josephson junction J9, and the other end of the ninth Josephson junction J9 Grounding; the other end of the eleventh connection inductor L11, one end of the twelfth connection inductor L12 are connected to the output end of the sixth current source I6, and the ground end of the sixth current source I6 is grounded; the other end of the twelfth
第十三连接电感L13的一端为第四输入端,第十三连接电感L13的另一端、第十四连接电感L14的一端与第十二约瑟夫森结J12的一端连接,第十二约瑟夫森结J12的另一端接地;第十四连接电感L14的另一端、第十五连接电感L15的一端与第七电流源I7的输出端连接,第七电流源I7的接地端接地;第十五连接电感L15的另一端、第四磁通保存电感L27的一端与第十三约瑟夫森结J13的一端连接,第十三约瑟夫森结J13的另一端接地;第四磁通保存电感L27的另一端与第十四约瑟夫森结J14的一端连接;One end of the thirteenth connection inductor L13 is the fourth input end, the other end of the thirteenth connection inductor L13, one end of the fourteenth connection inductor L14 are connected to one end of the twelfth Josephson junction J12, and the twelfth Josephson junction The other end of J12 is grounded; the other end of the fourteenth connection inductor L14 and one end of the fifteenth connection inductor L15 are connected to the output end of the seventh current source I7, and the ground end of the seventh current source I7 is grounded; the fifteenth connection inductor The other end of L15 and one end of the fourth magnetic flux preservation inductance L27 are connected to one end of the thirteenth Josephson junction J13, and the other end of the thirteenth Josephson junction J13 is grounded; the other end of the fourth magnetic flux preservation inductance L27 is connected to the thirteenth Josephson junction J13. Fourteen Josephson junctions are connected at one end of J14;
第十一约瑟夫森结J11的另一端、第十四约瑟夫森结J14的另一端、第八电流源I8的输出端与第十六连接电感L16的一端连接,第八电流源I8的接地端接地,第十六连接电感L16的另一端、第九电流源I9的输出端、第十七连接电感L17的一端与第十五约瑟夫森结J15的一端连接,第九电流源I9的接地端接地,第十七连接电感L17的另一端与第二扼流电阻R2的一端连接,第二扼流电阻R2的另一端、第十电流源I10的输出端、第十六约瑟夫森结J16的一端与第十八连接电感L18的一端连接,第十电流源I10的接地端接地,第十六约瑟夫森结J16的另一端接地,第十八连接电感L18的另一端为第二输出端。The other end of the eleventh Josephson junction J11, the other end of the fourteenth Josephson junction J14, the output end of the eighth current source I8 are connected to one end of the sixteenth connection inductor L16, and the ground end of the eighth current source I8 is grounded , the other end of the sixteenth connection inductor L16, the output end of the ninth current source I9, one end of the seventeenth connection inductor L17 are connected to one end of the fifteenth Josephson junction J15, and the ground terminal of the ninth current source I9 is grounded, The other end of the seventeenth connection inductor L17 is connected to one end of the second choke resistor R2, the other end of the second choke resistor R2, the output end of the tenth current source I10, and one end of the sixteenth Josephson junction J16 are connected to the first end of the second choke resistor R2. One end of the eighteenth connection inductor L18 is connected, the ground end of the tenth current source I10 is grounded, the other end of the sixteenth Josephson junction J16 is grounded, and the other end of the eighteenth connection inductor L18 is the second output end.
第七约瑟夫森结J7的另一端与第十九连接电感L19的一端连接,第十九连接电感L19的另一端、第十七约瑟夫森结J17的一端、第二十连接电感L20的一端与第二十一连接电感L21的一端连接;第十七约瑟夫森结J17的另一端接地,第二十连接电感L20的另一端与第十五约瑟夫森结J15的另一端连接,第二十一连接电感L21的另一端、第十一电流源I11的输出端和第二十二连接电感L22的一端,第十一电流源I11的接地端接地,第二十二连接电感L22的另一端、第二十三连接电感L23的一端和第十八约瑟夫森结J18的一端连接,第十八约瑟夫森结J18的另一端接地,第二十三连接电感L23的另一端为第三输出端。The other end of the seventh Josephson junction J7 is connected to one end of the nineteenth connection inductor L19, the other end of the nineteenth connection inductor L19, one end of the seventeenth Josephson junction J17, and one end of the twentieth connection inductor L20 are connected to the One end of the twenty-first connection inductor L21 is connected; the other end of the seventeenth Josephson junction J17 is grounded, the other end of the twenty-first connection inductor L20 is connected to the other end of the fifteenth Josephson junction J15, and the twenty-first connection inductor The other end of L21, the output end of the eleventh current source I11 and one end of the twenty-second connection inductor L22, the ground end of the eleventh current source I11 is grounded, the other end of the twenty-second connection inductor L22, the twenty-second One end of the three-connection inductor L23 is connected to one end of the eighteenth Josephson junction J18, the other end of the eighteenth Josephson junction J18 is grounded, and the other end of the twenty-third connection inductor L23 is the third output end.
本发明所具有的优点:The advantages that the present invention has:
1.输出端的不同的组合方式可以实现与门、或门、异或门的功能;1. Different combinations of output terminals can realize the functions of AND gate, OR gate, and XOR gate;
2.相比已有技术的通用型门电路,该电路所用约瑟夫森结数量更少;2. Compared with the general-purpose gate circuit in the prior art, the number of Josephson junctions used in the circuit is less;
3.相比已有技术的通用型门电路,该电路信号输出的时间延迟更小;3. Compared with the general-purpose gate circuit in the prior art, the time delay of the signal output of the circuit is smaller;
4.相比已有技术的通用型门电路,该电路采取的顺序结构使得布线更加简单方便。4. Compared with the general-purpose gate circuit in the prior art, the sequence structure adopted by the circuit makes wiring simpler and more convenient.
附图说明Description of drawings
图1为约瑟夫森逻辑电路同步和双线定时方式示意图;Fig. 1 is a synchronous and two-wire timing schematic diagram of a Josephson logic circuit;
图2为本发明电路图;Fig. 2 is a circuit diagram of the present invention;
图3(a)为使用本发明构成的与门;Fig. 3 (a) is the AND gate that uses the present invention to form;
图3(b)为使用本发明构成的异或门。Fig. 3(b) is an XOR gate constructed using the present invention.
具体实施方式Detailed ways
下面结合附图对本发明作进一步的说明。The present invention will be further described below in conjunction with the accompanying drawings.
如图2所示,本发明中的第一连接电感L1的一端为第一输入端A1,第一连接电感L1的另一端、第二连接电感L2的一端与第一约瑟夫森结J1的一端连接,第一约瑟夫森结J1的另一端接地;第二连接电感L2的另一端、第三连接电感L3的一端与第一电流源I1的输出端连接,第一电流源I1的接地端接地;第三连接电感L3的另一端、第一磁通保存电感L24的一端与第二约瑟夫森结J2的一端连接,第二约瑟夫森结J2的另一端接地;第一磁通保存电感L24的另一端与第三约瑟夫森结J3的一端连接;As shown in Figure 2, one end of the first connection inductance L1 in the present invention is the first input terminal A1, and the other end of the first connection inductance L1 and one end of the second connection inductance L2 are connected to one end of the first Josephson junction J1 , the other end of the first Josephson junction J1 is grounded; the other end of the second connection inductance L2 and one end of the third connection inductance L3 are connected to the output end of the first current source I1, and the ground end of the first current source I1 is grounded; the second The other end of the three-connection inductance L3, one end of the first magnetic flux preservation inductance L24 are connected to one end of the second Josephson junction J2, and the other end of the second Josephson junction J2 is grounded; the other end of the first magnetic flux preservation inductance L24 is connected to the other end of the second Josephson junction J2. One end of the third Josephson junction J3 is connected;
第四连接电感L4的一端为第二输入端B1,第四连接电感L4的另一端、第五连接电感L5的一端与第四约瑟夫森结J4的一端连接,第四约瑟夫森结J4的另一端接地;第五连接电感L5的另一端、第六连接电感L6的一端与第二电流源I2的输出端连接,第二电流源I2的接地端接地;第六连接电感L6的另一端、第二磁通保存电感L25的一端与第五约瑟夫森结J5的一端连接,第五约瑟夫森结J5的另一端接地;第二磁通保存电感L25的另一端与第六约瑟夫森结J6的一端连接;One end of the fourth connection inductance L4 is the second input terminal B1, the other end of the fourth connection inductance L4, one end of the fifth connection inductance L5 are connected to one end of the fourth Josephson junction J4, and the other end of the fourth Josephson junction J4 Grounding; the other end of the fifth connection inductor L5, one end of the sixth connection inductor L6 are connected to the output end of the second current source I2, and the ground end of the second current source I2 is grounded; the other end of the sixth connection inductor L6, the second One end of the magnetic flux preservation inductance L25 is connected to one end of the fifth Josephson junction J5, and the other end of the fifth Josephson junction J5 is grounded; the other end of the second magnetic flux preservation inductance L25 is connected to one end of the sixth Josephson junction J6;
第三约瑟夫森结J3的另一端、第六约瑟夫森结J6的另一端、第三电流源I3的输出端与第七连接电感L7的一端连接,第三电流源I3的接地端接地,第七连接电感L7的另一端、第四电流源I4的输出端、第八连接电感L8的一端与第七约瑟夫森结J7的一端连接,第四电流源I4的接地端接地,第八连接电感L8的另一端与第一扼流电阻R1的一端连接,第一扼流电阻R1的另一端、第五电流源I5的输出端、第八约瑟夫森结J8的一端与第九连接电感L9的一端连接,第五电流源I5的接地端接地,第八约瑟夫森结J8的另一端接地,第九连接电感L9的另一端为第一输出端A1B1。The other end of the third Josephson junction J3, the other end of the sixth Josephson junction J6, the output end of the third current source I3 are connected to one end of the seventh connection inductor L7, the ground end of the third current source I3 is grounded, and the seventh The other end of the inductance L7 is connected, the output end of the fourth current source I4, one end of the eighth connection inductance L8 is connected to one end of the seventh Josephson junction J7, the ground terminal of the fourth current source I4 is grounded, and the eighth connection of the inductance L8 The other end is connected to one end of the first choke resistor R1, the other end of the first choke resistor R1, the output end of the fifth current source I5, and one end of the eighth Josephson junction J8 are connected to one end of the ninth connection inductor L9, The ground end of the fifth current source I5 is grounded, the other end of the eighth Josephson junction J8 is grounded, and the other end of the ninth connection inductor L9 is the first output end A1B1.
第十连接电感L10的一端为第三输入端A0,第十连接电感L10的另一端、第十一连接电感L11的一端与第九约瑟夫森结J9的一端连接,第九约瑟夫森结J9的另一端接地;第十一连接电感L11的另一端、第十二连接电感L12的一端与第六电流源I6的输出端连接,第六电流源I6的接地端接地;第十二连接电感L12的另一端、第三磁通保存电感L26的一端与第十约瑟夫森结J10的一端连接,第十约瑟夫森结J10的另一端接地;第三磁通保存电感L26的另一端与第十一约瑟夫森结J11的一端连接;One end of the tenth connection inductance L10 is the third input end A0, the other end of the tenth connection inductance L10 and one end of the eleventh connection inductance L11 are connected to one end of the ninth Josephson junction J9, and the other end of the ninth Josephson junction J9 One end is grounded; the other end of the eleventh connection inductor L11, one end of the twelfth connection inductor L12 are connected to the output end of the sixth current source I6, and the ground end of the sixth current source I6 is grounded; the other end of the twelfth connection inductor L12 One end, one end of the third magnetic flux preservation inductance L26 is connected to one end of the tenth Josephson junction J10, and the other end of the tenth Josephson junction J10 is grounded; the other end of the third magnetic flux preservation inductance L26 is connected to the eleventh Josephson junction One end of J11 is connected;
第十三连接电感L13的一端为第四输入端B0,第十三连接电感L13的另一端、第十四连接电感L14的一端与第十二约瑟夫森结J12的一端连接,第十二约瑟夫森结J12的另一端接地;第十四连接电感L14的另一端、第十五连接电感L15的一端与第七电流源I7的输出端连接,第七电流源I7的接地端接地;第十五连接电感L15的另一端、第四磁通保存电感L27的一端与第十三约瑟夫森结J13的一端连接,第十三约瑟夫森结J13的另一端接地;第四磁通保存电感L27的另一端与第十四约瑟夫森结J14的一端连接;One end of the thirteenth connection inductance L13 is the fourth input terminal B0, the other end of the thirteenth connection inductance L13, one end of the fourteenth connection inductance L14 are connected to one end of the twelfth Josephson junction J12, and the twelfth Josephson junction The other end of the junction J12 is grounded; the other end of the fourteenth connection inductor L14 and one end of the fifteenth connection inductor L15 are connected to the output end of the seventh current source I7, and the ground end of the seventh current source I7 is grounded; the fifteenth connection The other end of the inductance L15 and one end of the fourth magnetic flux preservation inductance L27 are connected to one end of the thirteenth Josephson junction J13, and the other end of the thirteenth Josephson junction J13 is grounded; the other end of the fourth magnetic flux preservation inductance L27 is connected to the One end of the fourteenth Josephson junction J14 is connected;
第十一约瑟夫森结J11的另一端、第十四约瑟夫森结J14的另一端、第八电流源I8的输出端与第十六连接电感L16的一端连接,第八电流源I8的接地端接地,第十六连接电感L16的另一端、第九电流源I9的输出端、第十七连接电感L17的一端与第十五约瑟夫森结J15的一端连接,第九电流源I9的接地端接地,第十七连接电感L17的另一端与第二扼流电阻R2的一端连接,第二扼流电阻R2的另一端、第十电流源I10的输出端、第十六约瑟夫森结J16的一端与第十八连接电感L18的一端连接,第十电流源110的接地端接地,第十六约瑟夫森结J16的另一端接地,第十八连接电感L18的另一端为第二输出端A0B0。The other end of the eleventh Josephson junction J11, the other end of the fourteenth Josephson junction J14, the output end of the eighth current source I8 are connected to one end of the sixteenth connection inductor L16, and the ground end of the eighth current source I8 is grounded , the other end of the sixteenth connection inductor L16, the output end of the ninth current source I9, one end of the seventeenth connection inductor L17 are connected to one end of the fifteenth Josephson junction J15, and the ground terminal of the ninth current source I9 is grounded, The other end of the seventeenth connection inductor L17 is connected to one end of the second choke resistor R2, the other end of the second choke resistor R2, the output end of the tenth current source I10, and one end of the sixteenth Josephson junction J16 are connected to the first end of the second choke resistor R2. One end of the eighteenth connection inductor L18 is connected, the ground end of the tenth
第七约瑟夫森结J7的另一端与第十九连接电感L19的一端连接,第十九连接电感L19的另一端、第十七约瑟夫森结J17的一端、第二十连接电感L20的一端与第二十一连接电感L21的一端连接;第十七约瑟夫森结J17的另一端接地,第二十连接电感L20的另一端与第十五约瑟夫森结J15的另一端连接,第二十一连接电感L21的另一端、第十一电流源I11的输出端和第二十二连接电感L22的一端,第十一电流源I11的接地端接地,第二十二连接电感L22的另一端、第二十三连接电感L23的一端和第十八约瑟夫森结J18的一端连接,第十八约瑟夫森结J18的另一端接地,第二十三连接电感L23的另一端为第三输出端A1B0/A0B1。The other end of the seventh Josephson junction J7 is connected to one end of the nineteenth connection inductor L19, the other end of the nineteenth connection inductor L19, one end of the seventeenth Josephson junction J17, and one end of the twentieth connection inductor L20 are connected to the One end of the twenty-first connection inductor L21 is connected; the other end of the seventeenth Josephson junction J17 is grounded, the other end of the twenty-first connection inductor L20 is connected to the other end of the fifteenth Josephson junction J15, and the twenty-first connection inductor The other end of L21, the output end of the eleventh current source I11 and one end of the twenty-second connection inductor L22, the ground end of the eleventh current source I11 is grounded, the other end of the twenty-second connection inductor L22, the twenty-second One end of the three-connection inductor L23 is connected to one end of the eighteenth Josephson junction J18, the other end of the eighteenth Josephson junction J18 is grounded, and the other end of the twenty-third connection inductor L23 is the third output terminal A1B0/A0B1.
该电路包含四个约瑟夫森量子干涉器,分别为第一约瑟夫森量子干涉器(由J2、L24、J3、L7、J7、L19、J17组成)、第二约瑟夫森量子干涉器(由J5、L25、J6、L7、J7、L19、J17组成)、第三约瑟夫森量子干涉器(由J10、L26、J11、L16、J15、L20、J17组成)、第四约瑟夫森量子干涉器(由J13、L27、J14、L16、J15、L20、J17组成)。第七约瑟夫森结J7和第十七约瑟夫森结J17为第一输入端A1和第二输入端B1连接的第一约瑟夫森量子干涉器和第二约瑟夫森量子干涉器共用的两个串联的约瑟夫森结,第十五约瑟夫森结J15和第十七约瑟夫森结J17是第三输入端A0和第四输入端B0连接的第三约瑟夫森量子干涉器和第四约瑟夫森量子干涉器共用的两个串联的约瑟夫森结。而第十七约瑟夫森结J17是第一、第二、第三、第四约瑟夫森量子干涉器共用的约瑟夫森结。当第一输入端A1和第二输入端B1分别有一个电压脉冲输入,分别造成第一约瑟夫森结J1和第四约瑟夫森结J4翻转时,第二约瑟夫森结J2和第五约瑟夫森结J5分别翻转,此时第一约瑟夫森量子干涉器和第二约瑟夫森量子干涉器的电流之和大于其共用的第七约瑟夫森结J7的临界电流,第七约瑟夫森结J7翻转,从而第八约瑟夫森结J8翻转,第一输出端A1B1输出一个电压脉冲信号。当第三输入端A0和第四输入端B0分别由一个电压脉冲输入,分别造成第九约瑟夫森结J9和第十二约瑟夫森结J12翻转时,第十约瑟夫森结J10和第十三约瑟夫森结J13分别翻转,此时第三约瑟夫森量子干涉器和第四约瑟夫森量子干涉器的电流之和大于其共用的第十五约瑟夫森结J15的临界电流,第十五约瑟夫森结J15翻转,从而第十六约瑟夫森结J16翻转第二输出端A0B0输出一个电压脉冲。当第一输入端A1和第四输入端B0分别有电压脉冲输入或者第二输入端B1和第三输入端A0分别有电压脉冲输入,分别造成第一约瑟夫森结J1和第十二约瑟夫森结J12翻转,或者分别造成第四约瑟夫森结J4和第九约瑟夫森结J9翻转时,第二约瑟夫森结J2和第十三约瑟夫森结J13分别翻转,或者第五约瑟夫森结J5和第十约瑟夫森结J10分别翻转,此时第一约瑟夫森量子干涉器和第四约瑟夫森量子干涉器的电流之和或者第二约瑟夫森量子干涉器和第三约瑟夫森量子干涉器的电流之和大于第十七约瑟夫森结J17的临界电流,第十七约瑟夫森结J17翻转,从而第十八约瑟夫森结J18翻转,第三输出端A1B0/A0B1输出一个电压脉冲。The circuit contains four Josephson quantum interferometers, namely the first Josephson quantum interferometer (composed of J2, L24, J3, L7, J7, L19, J17), the second Josephson quantum interferometer (composed of J5, L25 , J6, L7, J7, L19, J17), the third Josephson quantum interferometer (composed of J10, L26, J11, L16, J15, L20, J17), the fourth Josephson quantum interferometer (composed of J13, L27 , J14, L16, J15, L20, J17). The seventh Josephson junction J7 and the seventeenth Josephson junction J17 are two serial Josephson junctions shared by the first Josephson quantum interferometer and the second Josephson quantum interferometer connected to the first input terminal A1 and the second input terminal B1. Forest junction, the fifteenth Josephson junction J15 and the seventeenth Josephson junction J17 are two shared by the third Josephson quantum interferometer and the fourth Josephson quantum interferometer connected to the third input terminal A0 and the fourth input terminal B0 A series of Josephson junctions. And the seventeenth Josephson junction J17 is the Josephson junction shared by the first, second, third and fourth Josephson quantum interferometers. When the first input terminal A1 and the second input terminal B1 respectively have a voltage pulse input, respectively causing the first Josephson junction J1 and the fourth Josephson junction J4 to flip, the second Josephson junction J2 and the fifth Josephson junction J5 Flip respectively, at this time the sum of the currents of the first Josephson quantum interference device and the second Josephson quantum interference device is greater than the critical current of the seventh Josephson junction J7 shared by them, and the seventh Josephson junction J7 is reversed, so that the eighth Josephson The Mori junction J8 is reversed, and the first output terminal A1B1 outputs a voltage pulse signal. When the third input terminal A0 and the fourth input terminal B0 are respectively input by a voltage pulse, causing the ninth Josephson junction J9 and the twelfth Josephson junction J12 to flip, the tenth Josephson junction J10 and the thirteenth Josephson junction The junctions J13 are reversed respectively, at this time the sum of the currents of the third Josephson quantum interferometer and the fourth Josephson quantum interference device is greater than the critical current of the fifteenth Josephson junction J15 shared by them, and the fifteenth Josephson junction J15 is reversed, Therefore, the sixteenth Josephson junction J16 inverts the second output terminal A0B0 to output a voltage pulse. When the first input terminal A1 and the fourth input terminal B0 respectively have a voltage pulse input or the second input terminal B1 and the third input terminal A0 respectively have a voltage pulse input, the first Josephson junction J1 and the twelfth Josephson junction are respectively formed. When J12 flips, or when the fourth Josephson junction J4 and the ninth Josephson junction J9 are flipped, the second Josephson junction J2 and the thirteenth Josephson junction J13 are flipped respectively, or the fifth Josephson junction J5 and the tenth Josephson junction are turned over respectively. Mori junction J10 is reversed respectively, and at this time the sum of the currents of the first Josephson quantum interference device and the fourth Josephson quantum interference device or the sum of the currents of the second Josephson quantum interference device and the third Josephson quantum interference device is greater than the tenth With the critical current of the seventh Josephson junction J17, the seventeenth Josephson junction J17 is reversed, and thus the eighteenth Josephson junction J18 is reversed, and the third output terminal A1B0/A0B1 outputs a voltage pulse.
第一扼流电阻R1、第二扼流电阻R2是用来在第一输入端A1、第四输入端B0分别有电压脉冲信号输入或者第二输入端B1、第三输入端A0分别有电压脉冲输入,第十七约瑟夫森结J17翻转后在电路中残留的环路电流。The first choke resistor R1 and the second choke resistor R2 are used to respectively have voltage pulse signal input at the first input terminal A1 and the fourth input terminal B0 or respectively have voltage pulses at the second input terminal B1 and the third input terminal A0 Input, the loop current remaining in the circuit after the seventeenth Josephson junction J17 flips.
由于约瑟夫森量子干涉器可以在一端约瑟夫森结翻转后在其中保持一个持续的电流,因此任意两个电压脉冲输入可以不用同时到达,而且不分先后,这样就保证了该电路工作在异步状态。Since the Josephson quantum interferometer can maintain a continuous current in it after one end of the Josephson junction is reversed, any two voltage pulse inputs can not arrive at the same time, and in no particular order, thus ensuring that the circuit works in an asynchronous state.
该电路各器件参数的一组典型值为:第一连接电感L1值为2皮亨,第二连接电感L2值为1皮亨,第三连接电感L3值为1皮亨,第四连接电感L4值为2皮亨,第五连接电感L5值为1皮亨,第六连接电感L6值为1皮亨,第七连接电感L7值为0.2皮亨,第八连接电感L8值为2皮亨,第九连接电感L9值为2皮亨,第十连接电感L10值为2皮亨,第十一连接电感L11值为1皮亨,第十二连接电感L12值为1皮亨,第十三连接电感L13值为2皮亨,第十四连接电感L14值为1皮亨,第十五连接电感L15值为1皮亨,第十六连接电感L16值为0.2皮亨,第十七连接电感L17值为2皮亨,第十八连接电感L18值为2皮亨,第十九连接电感值为0.8皮亨,第二十连接电感值为0.8皮亨,第二十一连接电感值为4皮亨,第二十二连接电感值为1皮亨,第二十三连接电感值为2皮亨;第一磁通保存电感L24值为7.9皮亨,第二磁通保存电感L25值为7.9皮亨,第三磁通保存电感L26值为7.9皮亨,第四磁通保存电感L27值为7.9皮亨;第一扼流电阻R1值为1.53欧姆,第二扼流电阻R2值为1.53欧姆;第一约瑟夫森结J1的临界电流值为250微安,第二约瑟夫森结J2的临界电流值为250微安,第三约瑟夫森结J3的临界电流值为125微安,第四约瑟夫森结J4的临界电流值为250微安,第五约瑟夫森结J5的临界电流值为250微安,第六约瑟夫森结J6的临界电流值为125微安,第七约瑟夫森结J7的临界电流值为130微安,第八约瑟夫森结J8的临界电流值为213微安,第九约瑟夫森结J9的临界电流值为250微安,第十约瑟夫森结J10的临界电流值为250微安,第十一约瑟夫森结J11的临界电流值为125微安,第十二约瑟夫森结J12的临界电流值为250微安,第十三约瑟夫森结J13的临界电流值为250微安,第十四约瑟夫森结J14的临界电流值为125微安,第十五约瑟夫森结J15的临界电流值为130微安,第十六约瑟夫森结J16的临界电流值为213微安,第十七约瑟夫森结J17的临界电流值为200微安,第十八约瑟夫森结J18的临界电流值为250微安;第一电流源I1的值为230微安,第二电流源I2的值为230微安,第三电流源I3的值为20微安,第四电流源I4的值为32微安,第五电流源I5的值为285微安,第六电流源I6的值为230微安,第七电流源I7的值为230微安,第八电流源I8的值为20微安,第九电流源I9的值为32微安,第十电流源I10的值为285微安,第十一电流源I11的值为300微安。A set of typical values of each component parameter of this circuit is: the value of the first connection inductance L1 is 2 picohenry, the value of the second connection inductance L2 is 1 pichenry, the value of the third connection inductance L3 is 1 pichenry, and the value of the fourth connection inductance L4 The value of the fifth connected inductance L5 is 1 Pihenhen, the value of the sixth connected inductance L6 is 1 Pihenhen, the value of the seventh connected inductance L7 is 0.2 Pihenhen, and the value of the eighth connected inductance L8 is 2 Pihenhen. The value of the ninth connected inductance L9 is 2 pichenhen, the value of the tenth connected inductor L10 is 2 pichenry, the value of the eleventh connected inductor L11 is 1 pichenry, the value of the twelfth connected inductor L12 is 1 pichenry, the value of the thirteenth connected The value of the inductance L13 is 2 pichenhen, the value of the fourteenth connected inductor L14 is 1 pichenhen, the value of the fifteenth connected inductor L15 is 1 pichenhen, the value of the sixteenth connected inductor L16 is 0.2 pichenhen, and the seventeenth connected inductor L17 The value of the eighteenth connected inductance L18 is 2 pichenhen, the nineteenth connected inductance is 0.8 pichenry, the twentieth connected inductance is 0.8 pichenry, and the twenty-first connected inductance is 4 pichenry Heng, the inductance value of the twenty-second connection is 1 pichenhen, the inductance value of the twenty-third connection is 2 pichenhen; the value of the first magnetic flux preservation inductance L24 is 7.9 pichenhen, and the value of the second flux preservation inductance L25 is 7.9 pichenhen Heng, the value of the third magnetic flux preservation inductance L26 is 7.9 picohenry, the value of the fourth magnetic flux preservation inductance L27 is 7.9 pichenry; the value of the first choke resistance R1 is 1.53 ohms, and the value of the second choke resistance R2 is 1.53 ohms; The critical current value of the first Josephson junction J1 is 250 microamps, the critical current value of the second Josephson junction J2 is 250 microamps, the critical current value of the third Josephson junction J3 is 125 microamps, and the fourth Josephson junction The critical current value of J4 is 250 microamperes, the critical current value of the fifth Josephson junction J5 is 250 microamperes, the critical current value of the sixth Josephson junction J6 is 125 microamperes, and the critical current value of the seventh Josephson junction J7 is 130 microamperes, the critical current value of the eighth Josephson junction J8 is 213 microamperes, the critical current value of the ninth Josephson junction J9 is 250 microamperes, and the critical current value of the tenth Josephson junction J10 is 250 microamperes, The critical current value of the eleventh Josephson junction J11 is 125 microamperes, the critical current value of the twelfth Josephson junction J12 is 250 microamperes, the critical current value of the thirteenth Josephson junction J13 is 250 microamperes, and the tenth Josephson junction J13 has a critical current value of 250 microamperes. The critical current value of the four Josephson junction J14 is 125 microamperes, the critical current value of the fifteenth Josephson junction J15 is 130 microamperes, the critical current value of the sixteenth Josephson junction J16 is 213 microamperes, and the seventeenth Josephson junction J16 is 213 microamperes. The critical current value of the Mori junction J17 is 200 microamperes, the critical current value of the eighteenth Josephson junction J18 is 250 microamperes; the value of the first current source I1 is 230 microamperes, and the value of the second current source I2 is 230 microamperes An, the value of the third current source I3 is 20 microamps, the value of the fourth current source I4 is 32 microamps, the value of the fifth current source I5 is 285 microamps, and the value of the sixth current source I6 is 230 microamps, The value of the seventh current source I7 is 230 microamperes, the eighth current source I The value of 8 is 20 microamps, the value of the ninth current source I9 is 32 microamps, the value of the tenth current source I10 is 285 microamps, and the value of the eleventh current source I11 is 300 microamps.
如图3(a)所示,将本发明的第二输出端A0B0与合路器的一个输入端连接,第三输出端A1B0/A0B1与合路器的另一个输入端连接,可以构成与门电路。图2电路的第一输出端A1B1为该与门的第一输出端,输出为AB,合路器输出端为该与门的第二输出端,输出为AB。As shown in Figure 3 (a), the second output terminal A0B0 of the present invention is connected to one input terminal of the combiner, and the third output terminal A1B0/A0B1 is connected to the other input terminal of the combiner to form an AND gate circuit. The first output terminal A1B1 of the circuit in FIG. 2 is the first output terminal of the AND gate, and the output is AB, and the output terminal of the combiner is the second output terminal of the AND gate, and the output is AB.
如图3(b)所示,将本发明的第一输出端A1B1与合路器的一个输入端连接,第二输出端A0B0与合路器的另一个输入端连接,可以构成异或门电路。图2电路的第三输出端A1B0/A0B1输出为该异或门的第一输出端,输出为
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101010828A CN101626233B (en) | 2009-08-03 | 2009-08-03 | Resistive superconductive asynchronous bilinear logic universal gate circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101010828A CN101626233B (en) | 2009-08-03 | 2009-08-03 | Resistive superconductive asynchronous bilinear logic universal gate circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101626233A CN101626233A (en) | 2010-01-13 |
CN101626233B true CN101626233B (en) | 2011-07-20 |
Family
ID=41521940
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009101010828A Expired - Fee Related CN101626233B (en) | 2009-08-03 | 2009-08-03 | Resistive superconductive asynchronous bilinear logic universal gate circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101626233B (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8738105B2 (en) * | 2010-01-15 | 2014-05-27 | D-Wave Systems Inc. | Systems and methods for superconducting integrated circuts |
US10650319B2 (en) | 2015-02-06 | 2020-05-12 | Northrop Grumman Systems Corporation | Flux control of qubit under resonant excitation |
US10311369B2 (en) | 2016-08-01 | 2019-06-04 | Northrop Grumman Systems Corporation | Quantum gates via multi-step adiabatic drag |
US10153772B2 (en) * | 2017-02-06 | 2018-12-11 | Microsoft Technology Licensing, Llc | Superconducting devices with enforced directionality |
US10756712B2 (en) | 2017-11-13 | 2020-08-25 | Northrop Grumman Systems Corporation | RQL phase-mode flip-flop |
US10158363B1 (en) * | 2017-11-13 | 2018-12-18 | Northrop Grumman Systems Corporation | Josephson and/or gate |
US10103736B1 (en) | 2018-02-01 | 2018-10-16 | Northrop Gumman Systems Corporation | Four-input Josephson gates |
US10090841B1 (en) | 2018-02-02 | 2018-10-02 | Northrop Grumman Systems Corporation | Josephson polarity and logical inverter gates |
US10615783B2 (en) | 2018-07-31 | 2020-04-07 | Northrop Grumman Systems Corporation | RQL D flip-flops |
US10554207B1 (en) | 2018-07-31 | 2020-02-04 | Northrop Grumman Systems Corporation | Superconducting non-destructive readout circuits |
CN110738320B (en) | 2019-10-11 | 2022-11-22 | 北京百度网讯科技有限公司 | A superconducting circuit structure, a superconducting quantum chip, and a superconducting quantum computer |
US11201608B2 (en) | 2020-04-24 | 2021-12-14 | Northrop Grumman Systems Corporation | Superconducting latch system |
-
2009
- 2009-08-03 CN CN2009101010828A patent/CN101626233B/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101626233A (en) | 2010-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101626233B (en) | Resistive superconductive asynchronous bilinear logic universal gate circuit | |
CN101626234B (en) | Resistive superconductive asynchronous bilinear logic AND gate circuit | |
AU2013302954B2 (en) | Systems and methods for applying flux to a quantum-coherent superconducting circuit | |
US9887700B2 (en) | Phase-mode based superconducting logic | |
US10911031B2 (en) | Superconducting circuit for processing input signals | |
US10331163B1 (en) | Superconducting integrated circuits with clock signals distributed via inductive coupling | |
US7944253B1 (en) | Digital programmable frequency divider | |
US10651808B2 (en) | Compound superconducting quantum interference device output amplifier and methods | |
US10680617B2 (en) | Direct current powered clockless superconducting logic family using dynamic internal state | |
EP3853997B1 (en) | Superconducting circuits and method for an a-and-not-b gate having an exclusive-or gate and an and gate | |
EP3850754B1 (en) | Reciprocal quantum logic based circuit for an a-and-not-b gate and method for providing the same | |
CN113328759A (en) | Passive transmission line receiver with reduced interference | |
Worsham et al. | A single flux quantum cross-bar switch and demultiplexer | |
CN201667647U (en) | A Resistive Superconducting Asynchronous Two-Wire Logic General-Purpose Gate Circuit | |
US20070075729A1 (en) | Digital programmable phase generator | |
CN201479114U (en) | A Resistive Superconducting Asynchronous Two-Wire Logic AND Gate Circuit | |
Kirichenko | High-speed asynchronous data multiplexing/demultiplexing | |
US20070075752A1 (en) | Digital programmable frequency divider | |
US20230351234A1 (en) | Effective synchronous gates for rapid single flux quantum logic | |
Silver et al. | A new concept for ultra-low power and ultra-high clock rate circuits | |
US5389837A (en) | Superconducting flux flow digital circuits | |
JP4296248B2 (en) | Single flux quantum logic circuit | |
Fourie et al. | Ultra high-speed superconducting RSFQ (Rapid Single-Flux-Quantum) digital switching logic | |
Dimov et al. | New optimized elements for the rapid single-flux quantum shift register family | |
JPH02195726A (en) | Josephson logical circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110720 Termination date: 20210803 |
|
CF01 | Termination of patent right due to non-payment of annual fee |