CN101064512A - Voltage comparators - Google Patents
Voltage comparators Download PDFInfo
- Publication number
- CN101064512A CN101064512A CN 200610026246 CN200610026246A CN101064512A CN 101064512 A CN101064512 A CN 101064512A CN 200610026246 CN200610026246 CN 200610026246 CN 200610026246 A CN200610026246 A CN 200610026246A CN 101064512 A CN101064512 A CN 101064512A
- Authority
- CN
- China
- Prior art keywords
- voltage comparator
- analog
- result
- adjacent
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
The invention discloses a voltage comparator group that comprises multiple voltage comparators, said multiple voltage comparators compare at the same time, thereinto: the result of every voltage comparator is not only decided by the comparing signal of the input end, but also affected by adjacent voltage comparator. The invention can restrain the foam fault in voltage comparator, and achieve purpose of eliminating foam fault.
Description
Technical field
The present invention relates to a kind of analog to digital conversion circuit, particularly relate to a kind of voltage comparator group that is used for analog to digital conversion circuit.
Background technology
Along with the arrival of digital times, various digital products arise at the historic moment.But very major part is an analog quantity in people's practical application, for example temperature, light, motion or the like, and this just needs to realize the conversion of analog quantity to digital quantity, so analog to digital conversion circuit is used more and more widely.
In the design of analog to digital conversion circuit, precision and speed are most important two indexs.The kind of analog to digital conversion circuit is a lot, can be divided into substantially directly and indirect conversion two big classes.In direct analog to digital conversion circuit, the relatively speed of type in parallel is at present fastest, so the sudden strain of a muscle analog to digital converter of expressing one's gratification again.
As shown in Figure 1, existing relatively pattern number conversion circuit in parallel generally is made up of voltage comparator, latch and code conversion circuit three parts.Voltage comparator is made comparisons analog input and quantization level, and the result of output deposits in the latch.But the output of latch is one group of two-value code, also is not desired binary number, therefore needs code conversion circuit to carry out code conversion.
In analog-digital conversion process, two inputs of voltage comparator are received respectively on quantization level and the input analog level, result relatively can form so-called thermometer-code, promptly a part is continuous 1, and another part is continuous 0, at 1 and 0 intersection, just can determine to import the value of analog level.Well imagine that if quantization level differs big more with the input analog level, the output of voltage comparator is definite more; But along with quantization level is more and more close with the input analog level, because voltage comparator has error, its output is just very uncertain, may export 1, also may export 0.If in 1 continuous (or 0), produced one or several 0 (or 1), just be referred to as bubble error.
Up to the present,, generally adopt the mode of digital circuit, the output valve of latch is carried out computing, export correct numerical value again in order to eliminate bubble error.But this method can consume extra operation time and electric weight, and might not be in full force and effect.
Summary of the invention
Technical problem to be solved by this invention provides a kind of voltage comparator group, and the bubble error that it can suppress to occur in the voltage comparator reaches the purpose of quick elimination bubble error.
In order to solve the problems of the technologies described above, voltage comparator group of the present invention comprises a plurality of voltage comparators, described a plurality of voltage comparator compares judgement simultaneously, wherein, the result that each voltage comparator is relatively judged, not only by the decision of the comparison signal of its input, be subjected to the result's that adjacent voltage comparator relatively judges influence simultaneously.
The invention has the beneficial effects as follows: because quantization level differs far away more with the input analog level, the output of voltage comparator is definite more, so just make the voltage comparator at analog to digital conversion circuit two ends very fast finish upset; The approaching more input analog level of quantization level, the result that voltage comparator is relatively judged is difficult more to be determined.But owing to set up certain contact in the present invention between the adjacent voltage comparator, uncertain voltage comparator can be subjected to closing on the influence of the voltage comparator of determining state, thereby tends to identical state turnover.And next voltage comparator can be subjected to its influence, by that analogy, just bubble error can not occur in the middle of the voltage comparator of nondeterministic statement.This just looks like that dominoes is the same, and the board at two ends falls to the centre, and the board in the middle of will preventing like this is owing to uncertain factor is swung to different directions.
In addition, can make the latch state very fast definite, so just shorten the change-over time of analog to digital conversion circuit, improve conversion speed owing to determine the voltage comparator of state.
Eliminate bubble error with the available technology adopting digital circuit and compare, the present invention not only can effectively suppress the generation of bubble error, and need not consume extra operation time and electric weight, has both improved conversion speed, has saved electric energy again.
Description of drawings
The present invention is further detailed explanation below in conjunction with accompanying drawing and embodiment:
Fig. 1 is existing relatively pattern number conversion circuit theory diagrams in parallel;
Fig. 2 is a voltage comparator group schematic diagram of the present invention.
Embodiment
Eliminate bubble error in view of the method that adopts digital circuit and have certain limitation, and power consumption consuming time, the present invention is used for the voltage comparator of analog to digital conversion circuit by set up certain contact method between adjacent voltage comparator, make bubble error in voltage comparator, be inhibited, and then reach the purpose of quick elimination bubble error.
The concrete implementation of the present invention is, it comprises a plurality of voltage comparators, described a plurality of voltage comparator compares judgement simultaneously, the result that each voltage comparator is relatively judged, not only by the comparison signal Vref of its input, the decision of Vi, be subjected to the result's that adjacent voltage comparator relatively judges influence simultaneously.
If do not set up contact between each voltage comparator, their output is fully by the input decision, so if mistake appears in the output result of the voltage comparator of front end, latch will continue to keep this mistake.The present invention is by setting up contact by certain approach between voltage comparator, state separately can be subjected to the influence of adjacent voltage comparator, thereby reaches the purpose of eliminating this mistake in voltage comparator.
The mode of setting up contact between the adjacent voltage comparator has a variety of.In one embodiment of the present of invention shown in Figure 2, described adjacent voltage comparator is cascaded its output by resistance.If bubble error is arranged in thermometer-code, it will by the output of correct voltage comparator revise, and then reach the purpose that suppresses bubble error.
Certainly can also adopt other mode between adjacent voltage comparator, to set up contact.For example, adjacent voltage comparator makes the output of an one voltage comparator be connected with the input of another voltage comparator by electric capacity.
Between adjacent voltage comparator, set up contact and can also adopt electronic devices such as transistor.
Claims (3)
1, a kind of voltage comparator group, comprise a plurality of voltage comparators, described a plurality of voltage comparator compares judgement simultaneously, it is characterized in that: the result that each voltage comparator is relatively judged, not only by the decision of the comparison signal of its input, be subjected to the result's that adjacent voltage comparator relatively judges influence simultaneously.
2, voltage comparator group according to claim 1 is characterized in that: the method that described adjacent voltage comparator is connected its output by electronic component or device realizes influencing each other.
3, voltage comparator group according to claim 1 is characterized in that: the method that described adjacent voltage comparator makes an one voltage comparator by electronic component or device output is connected with the input of another adjacent voltage comparator realizes influencing each other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610026246 CN101064512A (en) | 2006-04-29 | 2006-04-29 | Voltage comparators |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610026246 CN101064512A (en) | 2006-04-29 | 2006-04-29 | Voltage comparators |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101064512A true CN101064512A (en) | 2007-10-31 |
Family
ID=38965293
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200610026246 Pending CN101064512A (en) | 2006-04-29 | 2006-04-29 | Voltage comparators |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101064512A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102624390A (en) * | 2012-03-28 | 2012-08-01 | 东南大学 | High-speed paralleled A/D (analog/digital) convertor on basis of competition restriction count code |
| CN106688200A (en) * | 2014-08-27 | 2017-05-17 | 伊图科技有限公司 | Receiver for high speed communication channel |
-
2006
- 2006-04-29 CN CN 200610026246 patent/CN101064512A/en active Pending
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102624390A (en) * | 2012-03-28 | 2012-08-01 | 东南大学 | High-speed paralleled A/D (analog/digital) convertor on basis of competition restriction count code |
| CN106688200A (en) * | 2014-08-27 | 2017-05-17 | 伊图科技有限公司 | Receiver for high speed communication channel |
| US10270627B2 (en) | 2014-08-27 | 2019-04-23 | eTopus Technology Inc. | Receiver for high speed communication channel |
| CN106688200B (en) * | 2014-08-27 | 2020-04-21 | 伊图科技有限公司 | Receiver for high speed communication channel |
| US10680857B2 (en) | 2014-08-27 | 2020-06-09 | eTopus Technology Inc. | Receiver for high speed communication channel |
| CN111525935A (en) * | 2014-08-27 | 2020-08-11 | 伊图科技有限公司 | Receiver for high speed communication channel |
| US11349689B2 (en) | 2014-08-27 | 2022-05-31 | eTopus Technology Inc. | Receiver for high speed communication channel |
| CN111525935B (en) * | 2014-08-27 | 2022-06-17 | 伊图科技有限公司 | Receiver for high speed communication channel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Li et al. | Merging the interface: Power, area and accuracy co-optimization for rram crossbar-based mixed-signal computing system | |
| WO2018026560A1 (en) | Binary neural networks on progammable integrated circuits | |
| Zhao et al. | A memristor-based spiking neural network with high scalability and learning efficiency | |
| CN109344964A (en) | A kind of multiply-add calculation method and counting circuit suitable for neural network | |
| CN108647779B (en) | Reconfigurable computing unit of low-bit-width convolutional neural network | |
| CN109325591A (en) | Neural network processor towards Winograd convolution | |
| CN110288510B (en) | Proximity sensor vision perception processing chip and Internet of things sensing device | |
| EP0664516A2 (en) | Neural network with reduced calculation amount | |
| Li et al. | Artificial intelligence (AI) chip technology review | |
| CN101064512A (en) | Voltage comparators | |
| CN108539795B (en) | Flexible multi-state switch reliability modeling method considering current load uncertainty | |
| CN115879200A (en) | Multi-factor cross-time-domain intelligent prediction early warning method for municipal bridge deformation | |
| KR101568873B1 (en) | High-Speed Method for Large Scale Power Systems | |
| Wang et al. | SPCIM: Sparsity-Balanced Practical CIM Accelerator With Optimized Spatial-Temporal Multi-Macro Utilization | |
| CN1423177A (en) | Programmable logic array energy consumption reducing method | |
| CN105184365B (en) | Digital-to-analogue mixed signal processing system for Imprecise computation | |
| CN102929714A (en) | uC/OS-II-based hardware task manager | |
| Mo et al. | Evaluation of port logistics competitiveness based on DEA | |
| CN113420259B (en) | Method, device, terminal and medium for reducing combined constraint of safety constraint unit | |
| CN206146987U (en) | Low -power consumption electric bridge array signal treatment circuit | |
| CN111030693B (en) | Analog-to-digital converter | |
| Chen et al. | An image recognition processor with time-domain accelerators using efficient time encoding and non-linear logic operation | |
| Peltekis et al. | Low-power data streaming in systolic arrays with bus-invert coding and zero-value clock gating | |
| CN202068400U (en) | Analog-to-digital conversion circuit and analog-to-digital converter | |
| CN1246770C (en) | Digital signal processor with modulus address arithmetic |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |