CN100462825C - Array base board structure of thin film transistor liquid crystal display and its producing method - Google Patents
Array base board structure of thin film transistor liquid crystal display and its producing method Download PDFInfo
- Publication number
- CN100462825C CN100462825C CNB200510132423XA CN200510132423A CN100462825C CN 100462825 C CN100462825 C CN 100462825C CN B200510132423X A CNB200510132423X A CN B200510132423XA CN 200510132423 A CN200510132423 A CN 200510132423A CN 100462825 C CN100462825 C CN 100462825C
- Authority
- CN
- China
- Prior art keywords
- photoresist
- mask
- film
- film transistor
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Thin Film Transistor (AREA)
Abstract
Through enlarging contact area between transparent pixel electrode and drain electrode of thin film transistor (TFT), structure of array base plate (ABP) of TFT LCD form favorable connection. The method for preparing ABP of TFT LCD includes three steps of photoetching technology with masks: first, using first ordinary mask defines pattern of first layer of metal thin film so as to form grid scan lines, and grid electrode; then, using second mask i.e. graytone, semitransparent mask defines patterns of second layer of metal thin film and active layer to form channels of data scan lines, silicon island, source/drain electrodes and TFT; finally, using third ordinary mask defines second layer of insulation film i.e. pattern of passive film, and using lift off stripping technique forms patterns of transparent conductive film, i.e. transparent pixel electrodes. The invention reduces number of mask, and number of photoetching process, and simplifies procedure for preparing ABP of TFT LCD.
Description
Technical field
The present invention relates to the array base-plate structure and the manufacture method thereof of a kind of Thin Film Transistor-LCD (TFT-LCD).
Background technology
Lcd technology develops very soon, because it is in light weight, liquid crystal display device is widely used in portable electric appts.Along with the expansion of application, need aspect manufacturing technology, reduce cost and boost productivity.The making of a liquid crystal display device is to form pattern by the deposition of a cluster film and photoetching process to finish.The mask number that photoetching is used is the complicated and simple degree of weight liquid making LCD technology.One time photoetching process is used a mask.Many researchers after deliberation reduce the possible method of mask number because reduce the reduction that a mask means manufacturing cost.
A common liquid crystal display device is made up of color membrane substrates, array base palte and the liquid crystal that is sandwiched between the two.The structure of its array base palte is shown in Fig. 1 a and Fig. 1 b.Array base palte comprises one group of controlling grid scan line 1,2, one groups of data scanning lines 5 of gate electrode, source electrode 6, drain electrode 7, film transistor switch device and transparent pixels electrode 10.Controlling grid scan line 1 is parallel to each other and data scanning line 5 intersects to form matrix structure.Form a film transistor switch device in the position that controlling grid scan line 1 and data scanning line 5 intersect.It comprises 2, one of gate electrodes of drawing from controlling grid scan line 1 are in relative position from source electrode 6 that data scanning line 5 is drawn and one and source electrode drain electrode 7.Drain electrode 7 is output terminals of film transistor switch device.A transparent pixels electrode 10 forms by via hole on the passivation layer 8 and drain electrode 7 and electrically contacts.The part of controlling grid scan line 1 promptly forms memory capacitance with transparent pixels electrode 10 overlapping bossing and transparent pixels electrodes 10.
The array base palte manufacturing process flow of above-mentioned LCD as shown in Figures 2 and 3.Five times mask technique is finished by five step process as shown in Figure 2 successively, has used five mask.Four times mask technique is finished by four step process as shown in Figure 3 successively, has used four mask.Each step process is formed by thin film deposition, mask exposure, etching and photoresist lift off four procedures substantially.
Thin Film Transistor-LCD process for making shown in Fig. 1 a and Fig. 1 b is as described below.On glass substrate, form gate electrode 2 and controlling grid scan line 1 by the gate mask version; Successive sedimentation gate insulator 4, active layer film and Ohmic contact layer film on gate metal form semiconductor layer 3 by the semiconductor layer mask; Form source electrode 6, drain electrode 7 and data scanning line 5 by the source-drain electrode mask; Form the via hole of passivation layer film by the passivation layer mask; Form transparent pixels electrode 10 by transparent pixels electrode mask at last.
And four mask techniques are to utilize the translucent mask of gray tone, and the photoetching process of semiconductive layer and source-drain electrode is merged to in the middle of masking process.Its method is successive sedimentation gate insulator 4, active layer film and Ohmic contact layer film and is used to form source electrode 6 and the second layer metal film of drain electrode 7.At first utilize the territory, full impregnated area pellucida of the translucent mask of gray tone to form the silicon island of film transistor device, utilize the cineration technics of the translucent area of the translucent mask of gray tone and photoresist on the thin film transistor (TFT) silicon island, to form the channel part 13 of source electrode 6, drain electrode 7 and thin film transistor (TFT) then.Change the design and the thin film deposition processes order of mask, other five masks and four masking process technology are also arranged.
All there are the photoetching process complexity in five masks and four masking process of aforementioned thin-film transistor LCD device array substrate, use the many defectives of mask quantity.Some technology is when using liftoff stripping technology, and the special stripper of use not only corrodes photoresist, also other materials is corroded.Drawback such as low, the cost height of yields during above defective has caused and made.
Summary of the invention
In order to overcome the defective of prior art, the invention provides a kind of TFT-LCD array substrate structure, and a kind of manufacture method that is different from the array base palte of previous Thin Film Transistor-LCD.First purpose of the present invention provides a kind of TFT-LCD array substrate structure, makes to have excellent contact between the different materials, increases the contact area of transparent pixels electrode and drain electrode, and reduces the fraction defective in producing.Second purpose of the present invention provides a kind of manufacture method that adopts the thin-film transistor LCD device array substrate of translucent mask of gray tone and liftoff stripping technology, uses the array base palte making that three times mask is finished liquid crystal display device.Reduce the number of mask, simplified manufacturing process.The 3rd purpose of the present invention is to optimize liftoff stripping technology, when forming passivation layer pattern, in the exposure imaging technology of photoetching, makes the sidewall of photoresist vertical, and in etching technics, makes the passivation layer concave side wall.When carrying out liftoff stripping technology, utilize this side wall construction, can use common stripper, only photoresist is peeled off, and need do not corroded other material, improved the efficient and the reliability of liftoff stripping technology, reduced cost.By the following description of this invention and specific embodiment, can also recognize other advantage of the present invention.
To achieve these goals, the invention provides a kind of film transistor array base plate structure, comprise: glass substrate, be formed at controlling grid scan line on the glass substrate, the data scanning line, thin film transistor (TFT) and transparent pixels electrode, the electrical connection of described transparent pixels electrode and described thin film transistor (TFT) drain electrode is to cover thin film transistor (TFT) drain electrode upper surface by the transparent pixels electrode, form that surperficial contacting structure realizes, described thin film transistor (TFT) comprises gate electrode, be formed with gate insulation layer on the described gate electrode successively, semiconductor layer, source electrode and drain electrode, the passivation layer film, wherein, described transparent pixels electrode disconnects in the indent side-walls of passivation layer film, and pixel electrode and passivation layer film do not have overlapping part.
In making thin-film transistor array base-plate technology, when the passivation layer film is carried out etching, realize the sidewall pattern of indent, therefore when the deposit transparent pixel electrode, just formed the structure of transparent pixels electrode in the indent side-walls disconnection of passivation layer film.
For achieving the above object, the present invention also provides a kind of manufacture method of thin-film transistor array base-plate, comprises the following steps: at first, and an insulation transparent substrate is provided; On dielectric substrate, form ground floor metallic film and one deck photoresist successively; Use the pattern of first block of mask definition photoresist, and etching forms the pattern of ground floor metallic film, i.e. gate electrode and controlling grid scan line; Then, on substrate deposition one layer insulating, deposit at least one semiconductor layer and deposition layer of metal film; Coating one deck photoresist on metallic film; Use second mask, promptly the translucent mask of gray tone forms the thin film transistor (TFT) silicon island through exposure imaging and etching, utilizes photoresist ashing technology and etching, forms the raceway groove of source electrode, drain electrode and film transistor switch device; At last, deposition one deck passivation layer film on substrate; Form the photoresist pattern with the 3rd mask by exposure imaging, when photoetching, residue photoresist sidewall forms vertical pattern after making exposure imaging, remove the passivation layer film that is not covered by photoresist, part gate insulation layer and part drain electrode are come out, when etching, take over etching to make remaining passivation layer film sidewall form the pattern of indent; Deposition layer of transparent conductive film on substrate, utilize liftoff stripping technology, peel off the photoresist that remains, deposited transparent conductive film is also removed thereupon on it, the transparent conductive film of described part gate insulation layer upper surface and described part drain electrode upper surface remains, and forms the transparent pixels electrode.
Wherein, some steps below the translucent mask of the described gray tone method that forms multilayer thin film pattern on substrate comprises: deposit film on glass substrate; Coating one deck photoresist on film; Use the translucent mask of gray tone that photoresist is exposed, form certain pattern; The translucent mask of described gray tone comprises complete transparent region, translucent area and light tight zone, and transparent region is two light transmission parts with different transmittances with translucent area fully, the feasible light intensity difference that is radiated on the photoresist; As mask, membraneous material is carried out etching with the photoresist that forms pattern, form Thinfilm pattern.Wherein, behind the exposure imaging of the translucent mask of described gray tone definition the zone of no photoresist comprise transparent pixels electrode, controlling grid scan line and with the external circuit coupling part; Translucent area comprises the thin film transistor channel part; The zone that keeps whole photoresists behind the exposure imaging comprises source electrode, drain electrode and data scanning line.Described the 3rd mask, when exposure imaging formed described passivation layer pattern, control exposure imaging condition formed the vertical photoresist pattern of sidewall.Behind the exposure imaging, during to described passivation layer film etching, the control etching condition forms the passivation layer Thinfilm pattern of concave side wall.When adopting described liftoff stripping technology, utilize the described vertical photoresist sidewall and the passivation layer film side wall construction of indent, can use the common photoresist stripper that does not contain corrosion other materials composition, described stripper only carries out chemical reaction with photoresist, thereby only photoresist is peeled off, do not corrode other material that comprises transparent conductive film, the transparent conductive film on the photoresist is peeled off and is removed with photoresist.
The invention provides a kind of manufacture method of thin-film transistor LCD device array substrate of three masking process, the manufacturing process of liquid crystal display device is simplified, reduced the cost that array substrate for liquid crystal display device is made, improved production efficiency.The 3rd mask must be the translucent mask of gray tone in other three masking process relatively, the 3rd mask of the present invention can be used common mask, needn't carry out photoresist ashing like this in the technological process and handle, further reduce processing step and corresponding product defects.The structure of a kind of thin-film transistor LCD device array substrate provided by the invention is different from previous array base palte; the transparent pixels electrode is that formation contacts with the thin film transistor (TFT) drain electrode at passivation protection film via hole place on the previous array base palte; remove the via hole of passivation protection film in the array base-plate structure of the present invention, replace the full contact on drain electrode surface.Increase the contact area of transparent pixels electrode and drain electrode, formed more reliable electrical connection, effectively improved the product yield.Use special stripper in traditional liftoff stripping technology, it also corrode other materials, and the present invention has optimized liftoff stripping technology except photoresist is peeled off, improved the efficient and the reliability of liftoff stripping technology, has reduced cost.Above-mentioned feature and advantage obtain more significantly embodying in the drawings and specific embodiments.
Description of drawings
Fig. 1 a is a kind of typical thin film transistor pixel structure vertical view that elder generation's the first five time masking process is made;
Fig. 1 b is a kind of typical thin film transistor pixel structure sectional view that elder generation's the first five time masking process is made;
Fig. 2 is typical five masking process techniqueflows;
Fig. 3 is typical four masking process techniqueflows;
Fig. 4 is three masking process flow processs of the present invention;
Fig. 5 a is the vertical view of pixel after whole technologies of the present invention's mask first time are finished;
Fig. 5 b is the present invention's sectional view at A-A place among Fig. 5 a after for the first time whole technologies of mask are finished;
Fig. 6 is the vertical view of pixel after whole technologies of the present invention's mask second time are finished;
Fig. 7 a is the present invention's A-A place sectional view among Fig. 6 after for the second time the photoetching process of mask is finished;
Fig. 7 b is the present invention's A-A place sectional view among Fig. 6 after for the second time the etching technics first time of mask is finished;
Fig. 7 c is the present invention's A-A place sectional view among Fig. 6 after for the second time the photoresist ashing technology of mask is finished;
Fig. 7 d is the present invention after for the second time the etching second time of mask forms the technology of thin film transistor channel and photoresist stripping process and finishes, A-A place sectional view among Fig. 6;
Fig. 8 is the vertical view of the present invention's pixel after whole technologies of mask are finished for the third time;
Fig. 9 is the vertical view of the present invention's pixel after the photoetching process of mask is finished for the third time;
Figure 10 a is the present invention's sectional view at A-A place among Fig. 9 after the photoetching process of mask is finished for the third time;
Figure 10 b is the present invention's sectional view at A-A place among Fig. 9 after the etching technics of mask is finished for the third time;
Figure 10 c is the present invention's sectional view at A-A place among Fig. 9 after the transparent conductive coatings depositing operation of mask is finished for the third time;
Figure 10 d is the enlarged drawing at B place among Figure 10 c;
Figure 10 e is the sectional view at A-A place among Fig. 8 after the technology of the 3rd mask of the present invention is finished.
Identify among the figure: 1, controlling grid scan line; 2, gate electrode; 3, semiconductor layer; 4, gate insulation layer; 5, data scanning line; 6, source electrode; 7, drain electrode; 8, passivation layer; 9, the transparent conductive film on the photoresist; 10, transparent pixels electrode; 11, the passivation layer part that does not have photoresist to cover; 12, the passivation layer part that has photoresist to cover; 13, thin film transistor channel part; 14, the photoresist of the translucent mask translucent portion of gray tone corresponding region; 15, the photoresist of the opaque section corresponding region of the translucent mask of gray tone; 16, photoresist sidewall; 17, passivation layer film sidewall.
Embodiment
Below in conjunction with the drawings and specific embodiments, the present invention is further elaborated:
At first, use first mask, on glass substrate, form controlling grid scan line 1 and gate electrode 2:, on glass substrate, form ground floor metallic film, i.e. gate metal film earlier by magnetron sputtering or other film build method referring to Fig. 5 a and Fig. 5 b.The material of gate metal film can be metals such as molybdenum, aluminium, alumel, tungsten, chromium or copper, also can be the alloy of above-mentioned several metal materials.Can also be multi-layer film structure in some cases, the material of each layer film can be selected from above-mentioned material.Next use first mask, form the pattern of controlling grid scan line 1 and gate electrode 2 by photoetching and etching technics.
Then, use second mask, form the pattern of gate insulation layer 4, semiconductor layer 3, source electrode 6, drain electrode 7 and data scanning line 5 etc., wherein semiconductor layer 3 comprises active layer and ohmic contact layer.Earlier on the substrate that has formed controlling grid scan line 1 and gate electrode 2, the multilayer film such as second layer metal layer that form gate insulation layer 4, semiconductor layer 3 successively and be used to form data scanning line 5, source electrode 6 and drain electrode 7, wherein semiconductor layer 3 comprises one deck intrinsic semiconductor layer, be active layer and one deck doping semiconductor layer, i.e. ohmic contact layer.Gate insulation layer 4 can adopt oxide, nitride, oxides of nitrogen, organic insulation medium or other insulating medium.Gate insulation layer 4 and semiconductor layer 3 can form by plasma auxiliary chemical vapor deposition or other film build method, and the reacting gas of use can include but not limited to SiH
4, NH
3, N
2, N
2O, SiH
2Cl
2, H
2, TEOS etc.Described second layer metal layer can form by magnetron sputtering or other film build method, and its material can be various suitable metal or alloy.After forming multilayer film, carry out the photoresist coating, use second mask to expose then, described second mask is the translucent mask of gray tone, if use positive photoresist, the translucent area of the translucent mask of described gray tone comprises the channel part 13 of thin film transistor (TFT); Transparent region comprises transparent pixels electrode 10, controlling grid scan line 1 and the part that is connected with external circuit fully; Light tight zone comprises source electrode 6, drain electrode 7 and data scanning line 5.Through behind the exposure imaging, form the structure shown in Fig. 7 a.The photoresist 14 of the translucent mask translucent portion of gray tone corresponding region has different thickness with the photoresist 15 of the opaque section corresponding region of the translucent mask of gray tone.Other complete exposed areas, promptly the photoresist corresponding to the complete transparent region of mask is removed.Carry out the etching first time then, remove the multilayer film of no photoresist overlay area, second layer metal layer and the semiconductor layer 3 promptly removing transparent pixels electrode 10, controlling grid scan line 1 and grade and cover on the zone with the external circuit connecting portion, after etching is finished for the first time shown in Fig. 7 b.Then remaining photoresist is carried out ashing treatment, its thickness of attenuate, make the zone of photoresist thinner thickness, the photoresist 14 that is top, thin film transistor channel part 13 zone is removed, expose the second layer metal layer under it, and the photoresist 15 on the thicker zone of other photoresist thickness still remains with certain thickness, and the structure after photoresist ashing technology is finished is shown in Fig. 7 c.Next the film to thin film transistor channel part 13 tops carries out etching, remove the second layer metal layer and the ohmic contact layer that cover on it,, also will etch away the active layer of segment thickness owing to adopted over etching, form thin film transistor channel part 13, after finishing shown in Fig. 7 d.So only use a translucent mask of gray tone just to finish the pattern of gate insulation layer 4, semiconductor layer 3 (comprising active layer and ohmic contact layer), source electrode 6, drain electrode 7 and data scanning line 1 etc., the pattern after finishing as shown in Figure 6.
At last, use the 3rd mask, form the part that electrically contacts of passivation layer 8, transparent pixels electrode 10 and transparent pixels electrode 10 and drain electrode 7: on the substrate as shown in Figure 6 that second mask forms, deposit one deck passivation layer film earlier, its material can be silicon nitride, silicon oxynitride or other suitable insulation material, and deposition process can be plasma auxiliary chemical vapor deposition or other film build method.Carry out the photoresist coating then, use the 3rd mask to expose, described the 3rd mask is common mask, the translucent mask of promptly non-gray tone.Behind the exposure imaging, form the photoresist pattern shown in Fig. 9 and Figure 10 a, forming does not have photoresist passivation layer part 11 that covers and the passivation layer part 12 that has photoresist to cover.Next carry out etching, remove the passivation layer part 11 that does not have photoresist to cover, so a part of gate insulation layer 4 and part drain electrode 7 come out, shown in Figure 10 b.After finishing etching, follow the deposit transparent conductive film, shown in Figure 10 c.The pattern at B place obtains by CONTROL PROCESS condition in photoetching and etching technics among Figure 10 c shown in Figure 10 d, when photoetching, residue photoresist sidewall 16 forms vertical pattern after making exposure imaging, when etching, take over etching to make remaining passivation layer film sidewall 17 form the pattern of indent.When the deposit transparent conductive film, can not deposit transparent conductive film substantially on the passivation layer film sidewall 17 of vertical photoresist sidewall 16 and indent like this.After having deposited transparent conductive film, adopt liftoff stripping technology, peel off remaining photoresist and on transparent conductive film, owing to do not have transparent conductive film substantially on the vertical photoresist sidewall 16 and the passivation layer film sidewall 17 of indent, transparent conductive film just disconnects at passivation layer film sidewall 17 places of indent like this, thereby photoresist lift off liquid can be at an easy rate peeled off photoresist from described gap contact lithograph glue sidewall 16, therefore described stripper only carries out chemical reaction with photoresist, do not corrode other material that comprises transparent conductive film, and the transparent conductive film on the photoresist be with photoresist peel off and removed.Structure after liftoff stripping technology is finished is shown in Figure 10 e, the transparent pixels electrode 10 that forms contacts entirely with the surface of drain electrode 7, and the layer of having chance with of transparent pixels electrode 10 and drain electrode 7 one sides also directly contacts with the sidewall of ohmic contact layer, thereby makes transparent pixels electrode 10 and good being electrically connected of drain electrode 7 formation.In transparent pixels electrode 10 other edges, transparent pixels electrode 10 disconnects with passivation layer film sidewall 17 places of passivation layer film in indent.The final thin film transistor (TFT) array cellular construction that forms is shown in Fig. 8 and 10e.
By above-mentioned steps, use three mask to finish the making of thin-film transistor array base-plate of the present invention.Present embodiment only is used for explanation rather than limits thin-film transistor array base-plate of the present invention and manufacture method thereof.Part unless otherwise indicated, the present invention is not limited to the detail of foregoing description.Under the prerequisite that does not depart from essential characteristics and core process technology, the present invention also has other specific embodiment.Any modifications and variations that meet feature of the present invention, all within the scope of the present invention.
Claims (8)
1. film transistor array base plate structure, comprise: glass substrate, be formed at the controlling grid scan line on the glass substrate, the data scanning line, thin film transistor (TFT) and transparent pixels electrode, the electrical connection of described transparent pixels electrode and described thin film transistor (TFT) drain electrode is the upper surface that covers the thin film transistor (TFT) drain electrode by the transparent pixels electrode, form that surperficial contacting structure realizes, described thin film transistor (TFT) comprises gate electrode, be formed with gate insulation layer on the described gate electrode successively, semiconductor layer, the source electrode, drain electrode and passivation layer film, it is characterized in that: described transparent pixels electrode disconnects in the indent side-walls of passivation layer film, and described pixel electrode and passivation layer film do not have overlapping part.
2. the manufacture method of a thin-film transistor array base-plate is characterized in that:
At first, provide an insulation transparent substrate; On dielectric substrate, form ground floor metallic film and one deck photoresist successively; Use the pattern of first block of mask definition photoresist, and etching forms the pattern of ground floor metallic film, i.e. gate electrode and controlling grid scan line;
Then, on substrate deposition one layer insulating, deposit at least one semiconductor layer and deposition layer of metal film; Coating one deck photoresist on metallic film; Use second mask, promptly the translucent mask of gray tone forms the thin film transistor (TFT) silicon island through exposure imaging and etching, utilizes photoresist ashing technology and etching, forms the raceway groove of source electrode, drain electrode and film transistor switch device;
At last, deposition one deck passivation layer film on substrate; Form the photoresist pattern with the 3rd mask by exposure imaging, when photoetching, residue photoresist sidewall forms vertical pattern after making exposure imaging, remove the passivation layer film that is not covered by photoresist, part gate insulation layer and part drain electrode are come out, when etching, take over etching to make remaining passivation layer film sidewall form the pattern of indent; Deposition layer of transparent conductive film on substrate, utilize liftoff stripping technology, peel off the photoresist that remains, deposited transparent conductive film is also removed thereupon on it, the transparent conductive film of described part gate insulation layer upper surface and described part drain electrode upper surface remains, and forms the transparent pixels electrode.
3. the manufacture method of a kind of thin-film transistor array base-plate according to claim 2 is characterized in that: by the zone of no photoresist behind the exposure imaging of the translucent mask definition of described gray tone comprise transparent pixels electrode, controlling grid scan line and with the external circuit coupling part; Translucent area comprises the thin film transistor channel part; The zone that keeps whole photoresists comprises source electrode, drain electrode and data scanning line.
4. according to the manufacture method of claim 2 or 3 described a kind of thin-film transistor array base-plates, it is characterized in that: when described exposure imaging formed described passivation layer pattern, control exposure imaging condition formed the vertical photoresist pattern of sidewall.
5. according to the manufacture method of claim 2 or 3 described a kind of thin-film transistor array base-plates, it is characterized in that: during to described passivation layer film etching, form the passivation layer Thinfilm pattern of concave side wall.
6. a kind of manufacture method of making thin-film transistor array base-plate according to claim 4 is characterized in that: during to described passivation layer film etching, form the passivation layer Thinfilm pattern of concave side wall.
7. according to the manufacture method of claim 2 or 3 described a kind of thin-film transistor array base-plates, it is characterized in that: described the 3rd mask is common mask; When adopting described liftoff stripping technology, stripper only carries out chemical reaction with photoresist, does not corrode other material that comprises transparent conductive film, and the transparent conductive film on the photoresist is peeled off and is removed with photoresist.
8. the manufacture method of a kind of thin-film transistor array base-plate according to claim 6, it is characterized in that: described the 3rd mask is common mask; When adopting described liftoff stripping technology, stripper only carries out chemical reaction with photoresist, does not corrode other material that comprises transparent conductive film, and the transparent conductive film on the photoresist is peeled off and is removed with photoresist.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200510132423XA CN100462825C (en) | 2005-12-23 | 2005-12-23 | Array base board structure of thin film transistor liquid crystal display and its producing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200510132423XA CN100462825C (en) | 2005-12-23 | 2005-12-23 | Array base board structure of thin film transistor liquid crystal display and its producing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1987622A CN1987622A (en) | 2007-06-27 |
| CN100462825C true CN100462825C (en) | 2009-02-18 |
Family
ID=38184471
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200510132423XA Active CN100462825C (en) | 2005-12-23 | 2005-12-23 | Array base board structure of thin film transistor liquid crystal display and its producing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100462825C (en) |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101614917B (en) | 2008-06-25 | 2011-04-20 | 北京京东方光电科技有限公司 | TFT-LCD array substrate and manufacturing method thereof |
| CN101630640B (en) | 2008-07-18 | 2012-09-26 | 北京京东方光电科技有限公司 | Photoresist burr edge-forming method and TFT-LCD array substrate-manufacturing method |
| CN101630098B (en) | 2008-07-18 | 2010-12-08 | 北京京东方光电科技有限公司 | TFT-LCD array substrate and manufacturing method thereof |
| CN101685803B (en) * | 2008-09-25 | 2012-12-26 | 北京京东方光电科技有限公司 | Method for manufacturing array substrate of liquid crystal display device |
| CN101685229B (en) * | 2008-09-25 | 2012-02-29 | 北京京东方光电科技有限公司 | Method for manufacturing array substrate of liquid crystal display device |
| CN101419973B (en) * | 2008-11-13 | 2011-06-08 | 信利半导体有限公司 | TFT pixel construction implemented by third photo etching and manufacturing method thereof |
| CN101752319B (en) * | 2008-12-19 | 2011-12-28 | 京东方科技集团股份有限公司 | Manufacture method of thin film transistor liquid crystal display array substrate |
| CN102034750B (en) | 2009-09-25 | 2015-03-11 | 北京京东方光电科技有限公司 | Array substrate and manufacturing method thereof |
| KR101949538B1 (en) * | 2010-09-22 | 2019-02-18 | 도판 인사츠 가부시키가이샤 | Thin film transistor, manufacturing method therefor and image display device |
| CN102253522A (en) * | 2011-08-08 | 2011-11-23 | 信利半导体有限公司 | Liquid crystal display and manufacturing method thereof |
| CN102655114B (en) * | 2011-08-26 | 2015-04-22 | 京东方科技集团股份有限公司 | Manufacturing method for TFT-LCD (thin film transistor-liquid crystal display) array substrate, as well as array substrate and related devices thereof |
| CN102655116B (en) * | 2011-09-28 | 2014-03-26 | 京东方科技集团股份有限公司 | Manufacturing method for array substrate |
| CN102629665B (en) * | 2012-03-30 | 2015-01-07 | 京东方科技集团股份有限公司 | Manufacturing method of transistor, transistor, array substrate and display |
| CN102709329A (en) * | 2012-06-14 | 2012-10-03 | 深超光电（深圳）有限公司 | Thin film transistor and manufacturing method thereof |
| CN103000581B (en) * | 2012-12-14 | 2015-07-08 | 京东方科技集团股份有限公司 | Production method of thin film transistor (TFT) array substrate |
| CN103531096B (en) * | 2013-10-17 | 2016-07-06 | 京东方科技集团股份有限公司 | Display base plate and preparation method thereof, display floater and display device |
| CN103811502A (en) * | 2014-02-17 | 2014-05-21 | 北京京东方光电科技有限公司 | Array substrate, preparation method for array substrate and display device |
| CN105161542A (en) * | 2015-08-06 | 2015-12-16 | 深圳市华星光电技术有限公司 | Film transistor array substrate, preparation method thereof and liquid crystal panel |
| JP6573545B2 (en) * | 2015-12-21 | 2019-09-11 | 富士フイルム株式会社 | Positive photosensitive transfer material and method of manufacturing circuit wiring |
| CN107132731B (en) * | 2016-02-26 | 2021-10-15 | 富士胶片株式会社 | Photosensitive transfer material and method for manufacturing circuit wiring |
| CN105914183B (en) * | 2016-06-22 | 2019-04-30 | 深圳市华星光电技术有限公司 | The manufacturing method of TFT substrate |
| CN107479290A (en) | 2017-09-21 | 2017-12-15 | 京东方科技集团股份有限公司 | A kind of array base palte and its broken wire repair method, display device |
| CN107799466B (en) | 2017-11-16 | 2020-04-07 | 深圳市华星光电半导体显示技术有限公司 | TFT substrate and manufacturing method thereof |
| CN109037343B (en) * | 2018-06-08 | 2021-09-24 | 武汉华星光电半导体显示技术有限公司 | Double-layer channel thin film transistor, preparation method thereof and display panel |
| CN109387987A (en) * | 2018-11-26 | 2019-02-26 | 惠科股份有限公司 | Array substrate, manufacturing method thereof and display device |
| CN114171456A (en) * | 2021-12-02 | 2022-03-11 | Tcl华星光电技术有限公司 | Preparation method of pixel electrode, array substrate and display panel |
| CN114823912A (en) * | 2022-04-06 | 2022-07-29 | Tcl华星光电技术有限公司 | Thin film transistor, manufacturing method thereof and display panel |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5474941A (en) * | 1990-12-28 | 1995-12-12 | Sharp Kabushiki Kaisha | Method for producing an active matrix substrate |
| JP2000187241A (en) * | 1998-12-22 | 2000-07-04 | Sharp Corp | Liquid crystal display device and its manufacture |
| US20020180897A1 (en) * | 2001-06-05 | 2002-12-05 | Chae Gee Sung | Liquid crystal display and fabricating method thereof |
| CN1585088A (en) * | 2003-08-21 | 2005-02-23 | 广辉电子股份有限公司 | Producing method for thin-film transistor array baseplate |
-
2005
- 2005-12-23 CN CNB200510132423XA patent/CN100462825C/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5474941A (en) * | 1990-12-28 | 1995-12-12 | Sharp Kabushiki Kaisha | Method for producing an active matrix substrate |
| JP2000187241A (en) * | 1998-12-22 | 2000-07-04 | Sharp Corp | Liquid crystal display device and its manufacture |
| US20020180897A1 (en) * | 2001-06-05 | 2002-12-05 | Chae Gee Sung | Liquid crystal display and fabricating method thereof |
| CN1585088A (en) * | 2003-08-21 | 2005-02-23 | 广辉电子股份有限公司 | Producing method for thin-film transistor array baseplate |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1987622A (en) | 2007-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100462825C (en) | Array base board structure of thin film transistor liquid crystal display and its producing method | |
| CN100517075C (en) | Manufacturing method for array substrate of thin film transistor LCD | |
| US8642404B2 (en) | Thin film transistor liquid crystal display array substrate and manufacturing method thereof | |
| CN102034750B (en) | Array substrate and manufacturing method thereof | |
| US7084430B2 (en) | Pixel structure and fabricating method thereof | |
| CN100385671C (en) | Thin film transistor array substrate and method of fabricating the same | |
| CN102270604B (en) | Structure of array substrate and manufacturing method thereof | |
| CN102023432B (en) | FFS type TFT-LCD array substrate and manufacturing method thereof | |
| CN100433338C (en) | Baseplate structure of thin film transistor device array, and preparation method | |
| CN101561604B (en) | TFT-LCD array substrate structure and manufacturing method thereof | |
| US20210210528A1 (en) | Thin film transistor, manufacturing method thereof, array substrate, and display panel | |
| CN106847830A (en) | Array substrate, manufacturing method thereof and display panel | |
| CN100587573C (en) | TFT-LCD array base-plate structure and manufacture method thereof | |
| CN102468243B (en) | TFT (Thin Film Transistor) array substrate, manufacturing method and liquid crystal display device | |
| CN101236932A (en) | Thin film transistor array base plate making method | |
| CN101393364B (en) | TFT LCD pixel structure and method for manufacturing same | |
| CN109037241B (en) | LTPS array substrate, manufacturing method thereof and display panel | |
| CN101963726A (en) | FFS (Fringe Field Switching) type TFT-LCD (Thin Film Transistor-Liquid Crystal Display) array base plate and manufacturing method thereof | |
| CN102723309A (en) | Array substrate and manufacturing method thereof as well as display device | |
| CN106206428A (en) | Array substrate, manufacturing method thereof and display panel | |
| CN111403336A (en) | Array substrate, display panel and manufacturing method of array substrate | |
| CN101197332A (en) | Pixel structure manufacturing method | |
| CN100557787C (en) | Production method of pixel structure | |
| CN101256985B (en) | Thin-film transistor array substrate and manufacturing method thereof | |
| CN101022093B (en) | Method for producing picture element structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20071019 Address after: No. 8 West Central Road, Beijing economic and Technological Development Zone Applicant after: Beijing BOE Photoelectricity Science & Technology Co., Ltd. Co-applicant after: BOE Technology Group Co., Ltd. Address before: No. 10 Jiuxianqiao Road, Beijing, Chaoyang District Applicant before: BOE Technology Group Co., Ltd. |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |