CN100421243C - Extensive use type chip capsulation structure - Google Patents
Extensive use type chip capsulation structure Download PDFInfo
- Publication number
- CN100421243C CN100421243C CNB2005101170759A CN200510117075A CN100421243C CN 100421243 C CN100421243 C CN 100421243C CN B2005101170759 A CNB2005101170759 A CN B2005101170759A CN 200510117075 A CN200510117075 A CN 200510117075A CN 100421243 C CN100421243 C CN 100421243C
- Authority
- CN
- China
- Prior art keywords
- those
- chip
- extensive use
- use type
- resisting layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000000084 colloidal system Substances 0.000 claims abstract description 27
- 238000003466 welding Methods 0.000 claims description 36
- 238000012856 packing Methods 0.000 claims description 30
- 229910000679 solder Inorganic materials 0.000 claims description 17
- 239000000463 material Substances 0.000 claims description 5
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 4
- 239000010931 gold Substances 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 238000004806 packaging method and process Methods 0.000 abstract description 17
- 238000004519 manufacturing process Methods 0.000 description 11
- 150000001875 compounds Chemical class 0.000 description 9
- 239000004593 Epoxy Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 7
- 238000005538 encapsulation Methods 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 239000000428 dust Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 235000012431 wafers Nutrition 0.000 description 3
- 238000009826 distribution Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- SGTNSNPWRIOYBX-UHFFFAOYSA-N 2-(3,4-dimethoxyphenyl)-5-{[2-(3,4-dimethoxyphenyl)ethyl](methyl)amino}-2-(propan-2-yl)pentanenitrile Chemical compound C1=C(OC)C(OC)=CC=C1CCN(C)CCCC(C#N)(C(C)C)C1=CC=C(OC)C(OC)=C1 SGTNSNPWRIOYBX-UHFFFAOYSA-N 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- NHDHVHZZCFYRSB-UHFFFAOYSA-N pyriproxyfen Chemical compound C=1C=CC=NC=1OC(C)COC(C=C1)=CC=C1OC1=CC=CC=C1 NHDHVHZZCFYRSB-UHFFFAOYSA-N 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Wire Bonding (AREA)
Abstract
General type chip capsulation structure includes a load carrier, a chip, multiple weld lines, and a packaging colloid. The load carrier possesses multiple through holes, a carrying surface, and a corresponding rear face. There are multiple contacts located around through holes on the rear face. Being collocated on the carrying surface, chip possesses an active surface, and multiple weld pads. The active surface is jointed to the through holes, and the through holes expose weld pads. Passing the through holes, weld lines connect weld pads and contacts electrically. Adjusting shape and size of the packaging colloid reaches purpose for covering chip, contacts, and weld lines.
Description
Technical field
The invention relates to a kind of extensive use type chip capsulation structure, and particularly relevant for a kind of extensive use type chip capsulation structure (Univer sal Chip Package Structure) that reaches protection chip and bonding wire by the geomery of adjusting packing colloid.
Background technology
In semiconductor industry, integrated circuit (Integrated Circuits, IC) production mainly can be divided into three phases: the making (IC process) of integrated circuit (IC) design (IC design), integrated circuit and the encapsulation (IC package) of integrated circuit etc.Therefore, chip (die) is via steps such as wafer (wafer) making, circuit design, light shield manufacture and cutting crystal wafers and finish, chip then engages (wire bonding) or chip bonding modes such as (flip chip bonding) via routing, chip is electrically connected to carrier (carrier), for example lead frame (leadframe) or substrate (substrate) etc. make the weld pad (bonding pad) of chip (redistribution) below to the active surface of the periphery of chip or chip of can rerouting.The chip-packaging structure that engages kenel with routing is an example, after chip is pasted to carrier, then the mode that engages with routing again is electrically connected to carrier, again with adhesive material (molding compound) coating chip and lead (wire), its purpose is to prevent that chip is subjected to extraneous humidity effect and assorted dust pollution at last.
Seeing also shown in Figure 1ly, is the schematic diagram of existing known a kind of chip-packaging structure.As Fig. 1, existing known chip-packaging structure 100 comprises a carrier 110, a chip 120, many bonding wires 130 and a packing colloid 140, and wherein carrier 110 has a plurality of perforations 112, a load-bearing surface 114 and a corresponding back side 116.The back side 116 has a plurality of contact 116a and a plurality of solder ball pad 116b, and these contacts 116a be positioned at these perforations 112 around.Chip 120 is configured on the load-bearing surface 114, and chip 120 has an active surface 122 and is configured in a plurality of weld pads 124 on the active surface 122, wherein active surface 122 engages with load-bearing surface 114 by adhesion coating 102, and above-mentioned a plurality of perforations 112 expose weld pad 124.In addition, each bar bonding wire 130 is to pass perforation 112 to electrically connect weld pad 124 and contact 116a, and packing colloid 140 then covers chip 120, contact 116a and bonding wire 130.
In addition, chip-packaging structure 100 more comprises a welding resisting layer 150 and a plurality of soldered ball 160, wherein welding resisting layer 150 overlays on the back side 116 and has a plurality of opening 150a, and these openings 150a exposes contact 116a and solder ball pad 116b, and soldered ball 160 is electrically connected to solder ball pad 116b.
From the above, existing known chip-packaging structure for example is applied to now dynamic random memory body products such as (DRAM) on the market, the dynamic random memory body is according to label or design and multiple packing forms, multiple package dimension are arranged or with the chip fabrication techniques difference on the market, and different chip sizes are arranged, weld pad on the chip and circuit also have multiple layout type.Therefore, for cooperating the chip-packaging structure of above-mentioned multiple design, carrier and dies with epoxy compound (not illustrating) will redesign to carry out encapsulation procedure, can adjust the position in response to chip layout such as the position of carrier perforation.Thus, with improving the cost of manufacture of Chip Packaging and the manufacturing of dies with epoxy compound, store and managerial cost.
Summary of the invention
In view of this, purpose of the present invention is providing a kind of extensive use type chip capsulation structure exactly, and it is applicable to the chip-packaging structure that weld pad on multiple packing forms, multiple encapsulation or chip size or chip and circuit have multiple layout type.
For reaching above-mentioned purpose of the present invention, the present invention proposes a kind of extensive use type chip capsulation structure, and it comprises a carrier, a chip, many bonding wires and a packing colloid.Carrier has one first welding resisting layer, a plurality of perforation, a load-bearing surface and a corresponding back side, wherein the back side has a plurality of contacts and a plurality of solder ball pad, these contacts be positioned at perforation around, first welding resisting layer then overlays on the back side, and first welding resisting layer has a plurality of openings, and these openings expose contact and solder ball pad.Chip configuration is on load-bearing surface, and chip has an active surface and be configured in a plurality of weld pads on the active surface, and wherein active surface is to engage with load-bearing surface, and above-mentioned perforation exposes weld pad.
From the above, each bar bonding wire passes perforation to electrically connect weld pad and contact.In addition, packing colloid is suitable for covering chip, contact and bonding wire, and the packing colloid opening that is full of perforation and communicates with perforation, and wherein the surface of packing colloid is surperficial in the same plane with first welding resisting layer.
In one embodiment of this invention, extensive use type chip capsulation structure for example more comprises a plurality of soldered balls, and soldered ball is electrically connected to solder ball pad.
In one embodiment of this invention, bonding wire by backhander line mode to electrically connect weld pad and contact.
In one embodiment of this invention, the material of bonding wire for example is a gold.
In one embodiment of this invention, carrier more comprises one second welding resisting layer, and wherein second welding resisting layer is the load-bearing surface that overlays on carrier.
In one embodiment of this invention, the thickness of first welding resisting layer for example is the thickness more than or equal to second welding resisting layer.
In one embodiment of this invention, the thickness of first welding resisting layer for example is the routing height greater than each bar bonding wire.
In one embodiment of this invention, the thickness of first welding resisting layer for example is between 25 microns～400 microns.
Based on above-mentioned; extensive use type chip capsulation structure of the present invention is by changing the carrier shape; do not change under the prerequisite of dies with epoxy compound; the geomery of adjusting packing colloid to be to reach protection chip and the isostructural purpose of bonding wire, and wherein extensive use type chip capsulation structure can be applicable in the chip-packaging structure that weld pad on multiple packing forms, multiple encapsulation or chip size or the chip and circuit have multiple layout type.
For above-mentioned and other purposes, feature and advantage of the present invention can be become apparent, preferred embodiment cited below particularly, and cooperate appended graphicly, be described in detail below.
Description of drawings
Fig. 1 is the schematic diagram that has known a kind of extensive use type chip capsulation structure now.
Fig. 2 A is the schematic diagram of a kind of extensive use type chip capsulation structure of preferred embodiment of the present invention.
Fig. 2 B is the enlarged diagram of the region R among Fig. 2 A.
Fig. 3 is the schematic diagram of the another kind of extensive use type chip capsulation structure of preferred embodiment of the present invention.
100: chip-packaging structure 102,202: adhesion coating
110,210,310: carrier 112,212,312: perforation
114,214,314: load-bearing surface 116,216,316: the back side
116a, 216a, 316a: contact 116b, 216b, 316b: solder ball pad
120,220,320: chip 122,222,322: active surface
124,224,324: weld pad 130,230,330: bonding wire
140,240,340: packing colloid 150,250: welding resisting layer
150a, 250a, 318a: opening 160,260,360: soldered ball
200,300: extensive use type chip capsulation structure 224a: profile weld pad on every side
224b: 242: the first blocks of central distribution type weld pad
318: the first welding resisting layers of 244: the second blocks
318 ': the second welding resisting layer H: routing height
R: zone
Embodiment
Seeing also shown in Fig. 2 A, is the schematic diagram of a kind of extensive use type chip capsulation structure of preferred embodiment of the present invention.As Fig. 2 A, extensive use type chip capsulation structure 200 comprises a carrier 210, a chip 220, many bonding wires 230 and a packing colloid 240.In the present embodiment, carrier 210 is a substrate, for example is tellite (PCB substrate), and it has a plurality of perforations 212 (through hole), a load-bearing surface 214 and a corresponding back side 216.Wherein, be equipped with a plurality of contact 216a and a plurality of solder ball pad 216b on the back side 216, be electrically connected to each other, and these contacts 216a be positioned at perforation 212 around.In addition, chip 220 is configured on the load-bearing surface 214, and chip 220 has an active surface 222 and a plurality of weld pad 224, wherein these weld pads 224 are configured on the active surface 222, and weld pad 224 for example comprises profile weld pad 224a (peripheral pad) and central distribution type weld pad 224b (central pad) etc. on every side according to distributed areas.
From the above, active surface 222 for example is to engage with load-bearing surface 214 by adhesion coating 202, and a plurality of perforations 212 expose the active surface 222 of part, and some of active surfaces 222 promptly are the zones with weld pad 224, and just perforation 212 can expose weld pad 224.In addition, bonding wire 230 is by passing perforation 212 with weld pad 224 on the electric connection active surface 222 and the contact 216a on the back side 216.In the present embodiment, bonding wire 230 for example is to electrically connect weld pad 224 and contact 216a by general routing mode or the mode of backhander line (reverse bonding), wherein the mode of backhander line can reduce the routing height, and wherein the material of bonding wire 230 for example is a gold.240 of packing colloids are suitable for covering chip 220, contact 216a and bonding wire 230, damage or be subjected to extraneous humidity effect and assorted dust pollution to prevent said elements.
For understanding extensive use type chip capsulation structure 200 of the present invention and the difference that has known chip-packaging structure 100 now in more detail, hereinafter will further specify.Fig. 2 B illustrates the enlarged diagram into the region R among Fig. 2 A, see also shown in Fig. 2 B, packing colloid 240 of the present invention is to have one first block 242 and one second block 244, and wherein first block 242 is full of perforation 212, and second block 244 covers the back side 216 and is connected with first block 242.In detail, 242 coverings of first block are arranged in the part bonding wire 230 of perforation 212 and the weld pad 224a that perforation 212 is come out, and second block 244 covers contact 216a and the part bonding wire 230 that is positioned at perforation 212 outsides.It should be noted that under different package dimensions packing colloid 240 of the present invention also can be brought into play the function of protection chip, contact and bonding wire.Certainly, packing colloid 240 of the present invention also is applicable to existing known chip-packaging structure 100.In other words, packing colloid 240 of the present invention can cover weld pad 124, contact 116a and bonding wire 130, damages or be subjected to extraneous humidity effect and assorted dust pollution to avoid said elements.In addition, the present invention does not limit the scope that second block 244 is connected with first block 242 at this, protrudes in perforation 212 part outward as long as can contain bonding wire 230.
By above learning; the mentioned extensive use type chip capsulation structure 200 of the present embodiment new dies with epoxy compound of need not redeveloping can carry out the manufacture procedure of adhesive of multiple package dimension; second block 244 that is to say packing colloid 240 remains unchanged; and first block 242 can change size or position with chip 220 sizes or layout; so extensive use type chip capsulation structure 200 promptly can be applicable to multiple packing forms; multiple encapsulation or chip size; or the weld pad on the chip and circuit have the encapsulating structure of multiple layout type, and have protection chip 220; the function of contact 216a and bonding wire 230.Thus, both can reduce the cost of manufacture of chip-packaging structure, and also can save the manufacturing on dies with epoxy compound, store and management costs.
Please continue with reference to shown in the figure 2A, extensive use type chip capsulation structure 200 for example more comprises a welding resisting layer 250 again.For instance, welding resisting layer 250 overlays on the back side 216 and has a plurality of opening 250a, and its split shed 250a exposes contact 216a and a plurality of solder ball pad 216b.With respect to above-mentioned solder ball pad 216b, extensive use type chip capsulation structure 200 also comprises a plurality of soldered balls 260, and soldered ball 260 is electrically connected on the solder ball pad 216b that opening 250a exposed, and must ask with the design that reaches extensive use type chip capsulation structure 200.
Fig. 3 illustrates the schematic diagram into the another kind of extensive use type chip capsulation structure of preferred embodiment of the present invention.As shown in Figure 3, the extensive use type chip capsulation structure of present embodiment and the extensive use type chip capsulation structure of the foregoing description have many similarities, precisely because main difference is, the extensive use type chip capsulation structure of the present embodiment shape and the configuration of packing colloid overleaf changes to some extent, hereinafter will do detailed explanation to this extensive use type chip capsulation structure.
Similar in appearance to the extensive use type chip capsulation structure 200 of the foregoing description, the extensive use type chip capsulation structure 300 of present embodiment comprises a carrier 310, a chip 320, many bonding wires 330 and a packing colloid 340.Carrier has a back side 316 and one first welding resisting layer 318 of a plurality of perforations 312, a load-bearing surface 314, correspondence.The back side 316 also has a plurality of contact 316a and a plurality of solder ball pad 316b, and these contacts 316a is positioned at around the perforation 312.318 of first welding resisting layers overlay on the back side 316, and first welding resisting layer 318 has a plurality of opening 318a, and these openings 318a exposes contact 316a and solder ball pad 316b.Then identical with the chip 220 in the foregoing description fully as for chip 320 with bonding wire 230 with the mode that sets of bonding wire 330, so repeat no more in this.
From the above, the packing colloid 340 of present embodiment also is suitable for covering weld pad 324, contact 316a and bonding wire 330.It should be noted that the opening 318a that packing colloid 340 is full of perforation 312 and communicates with perforation 312, and the surface of the surface of packing colloid 340 and first welding resisting layer 318 trims.On the other hand, carrier 310 can also comprise one second welding resisting layer 318 ', and wherein second welding resisting layer 318 ' is the load-bearing surface 314 that overlays on carrier 310.In the present embodiment, the thickness of first welding resisting layer 318 for example is the thickness greater than second welding resisting layer 318 ', also or the thickness of first welding resisting layer 318 greater than the routing height H of bonding wire 330, wherein the thickness of first welding resisting layer 318 for example is between 25 microns～400 microns.Certainly, the thickness of first welding resisting layer 318 also can equal the thickness of second welding resisting layer 318 ', and its essential condition is that the thickness of first welding resisting layer 318 needs greater than bonding wire 330 routing height H.
By above as can be known; when desire is carried out manufacture procedure of adhesive to the extensive use type chip capsulation structure 300 of present embodiment; only must use a dies with epoxy compound that has an even surface (not illustrating) can be covered in packing colloid 340 on weld pad 324, contact 316a and the bonding wire 330; to reach the purpose of protection weld pad 324, contact 316a and bonding wire 330, new dies with epoxy compound can carry out the manufacture procedure of adhesive of multiple package dimension so the extensive use type chip capsulation structure 300 of present embodiment need not be redeveloped.Certainly, the extensive use type chip capsulation structure 300 of present embodiment has the advantage of above-mentioned extensive use type chip capsulation structure 200 equally.
In addition, extensive use type chip capsulation structure 300 also comprises a plurality of soldered balls 360, and soldered ball 360 is electrically connected on the solder ball pad 316b that opening 318a exposed, and must ask with the design that reaches extensive use type chip capsulation structure 300.On the other hand, bonding wire 330 also for example is to electrically connect contact 316a on weld pad 324 and the back side 316 on the active surface 322 by general routing mode or the mode of backhander line, and wherein the material of bonding wire 330 for example is a gold.
In sum, extensive use type chip capsulation structure of the present invention has following advantage compared to existing known techniques:
(1) extensive use type chip capsulation structure of the present invention is applicable to the chip-packaging structure that weld pad on multiple packing forms, multiple encapsulation or chip size or the chip and circuit have multiple layout type, to reduce the cost of manufacture of chip-packaging structure.
(2) saving is made on dies with epoxy compound, the cost that stores and manage.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; anyly have the knack of this skill person; without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking accompanying the claim person of defining.
Claims (5)
1. extensive use type chip capsulation structure is characterized in that it comprises:
One carrier, has one first welding resisting layer, a plurality of perforation, a load-bearing surface and a corresponding back side, wherein this back side has a plurality of contacts and a plurality of solder ball pad, those contacts be positioned at those perforations around, this first welding resisting layer then overlays on this back side, and this first welding resisting layer has a plurality of openings, and those openings expose those contacts and those solder ball pads;
One chip is configured on this load-bearing surface, and this chip has an active surface and be configured in a plurality of weld pads on this active surface, and wherein this active surface engages with this load-bearing surface, and those perforations expose those weld pads;
Many bonding wires pass respectively this perforation to electrically connect those weld pads and those contacts; And
One packing colloid is suitable for covering those weld pads, those contacts and those bonding wires, and this packing colloid those openings of being full of those perforations and communicating with those perforations, and wherein the surface of this packing colloid and this first welding resisting layer is surperficial in the same plane.
2. extensive use type chip capsulation structure according to claim 1 is characterized in that it more comprises a plurality of soldered balls, and those soldered balls are electrically connected to those solder ball pads.
3. extensive use type chip capsulation structure according to claim 1 is characterized in that the material of wherein said those bonding wires comprises gold.
4. extensive use type chip capsulation structure according to claim 1 is characterized in that wherein said carrier more comprises one second welding resisting layer that overlays on this load-bearing surface.
5. extensive use type chip capsulation structure according to claim 1, the thickness that it is characterized in that wherein said first welding resisting layer is greater than the routing height of this bonding wire respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101170759A CN100421243C (en) | 2005-10-31 | 2005-10-31 | Extensive use type chip capsulation structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101170759A CN100421243C (en) | 2005-10-31 | 2005-10-31 | Extensive use type chip capsulation structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1959971A CN1959971A (en) | 2007-05-09 |
| CN100421243C true CN100421243C (en) | 2008-09-24 |
Family
ID=38071562
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005101170759A Expired - Fee Related CN100421243C (en) | 2005-10-31 | 2005-10-31 | Extensive use type chip capsulation structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100421243C (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020000656A1 (en) * | 1999-10-08 | 2002-01-03 | Chien-Ping Huang | Ball grid array package and a packaging process for same |
| CN2567768Y (en) * | 2002-08-22 | 2003-08-20 | 南茂科技股份有限公司 | Encapsulation structure for chip on base plate |
| US20040171189A1 (en) * | 1997-12-10 | 2004-09-02 | Morio Gaku | Semiconductor plastic package and process for the production thereof |
| CN1549319A (en) * | 2003-05-23 | 2004-11-24 | ��Ʒ���ܹ�ҵ�ɷ�����˾ | Open-window type ball grid array semiconductor packaging elements and its producing method and used chip bearing elements |
| CN1845914A (en) * | 2003-09-02 | 2006-10-11 | 默克公司 | Ophthalmic compositions for treating ocular hypertension |
-
2005
- 2005-10-31 CN CNB2005101170759A patent/CN100421243C/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040171189A1 (en) * | 1997-12-10 | 2004-09-02 | Morio Gaku | Semiconductor plastic package and process for the production thereof |
| US20020000656A1 (en) * | 1999-10-08 | 2002-01-03 | Chien-Ping Huang | Ball grid array package and a packaging process for same |
| CN2567768Y (en) * | 2002-08-22 | 2003-08-20 | 南茂科技股份有限公司 | Encapsulation structure for chip on base plate |
| CN1549319A (en) * | 2003-05-23 | 2004-11-24 | ��Ʒ���ܹ�ҵ�ɷ�����˾ | Open-window type ball grid array semiconductor packaging elements and its producing method and used chip bearing elements |
| CN1845914A (en) * | 2003-09-02 | 2006-10-11 | 默克公司 | Ophthalmic compositions for treating ocular hypertension |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1959971A (en) | 2007-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100539054C (en) | Chip-packaging structure and preparation method thereof | |
| KR100333388B1 (en) | chip size stack package and method of fabricating the same | |
| CN100555592C (en) | Chip-packaging structure and preparation method thereof | |
| US6518655B2 (en) | Multi-chip package-type semiconductor device | |
| US6548911B2 (en) | Multimedia chip package | |
| JP3837215B2 (en) | Individual semiconductor device and manufacturing method thereof | |
| US6774479B2 (en) | Electronic device having a semiconductor chip on a semiconductor chip connection plate and a method for producing the electronic device | |
| JP2001156251A (en) | Semiconductor device | |
| JP2012129452A (en) | Semiconductor device, semiconductor package, and method of manufacturing semiconductor device | |
| CN101290929B (en) | Stack type chip packaging structure | |
| CN100421243C (en) | Extensive use type chip capsulation structure | |
| JPH0322544A (en) | Semiconductor device | |
| CN103107145A (en) | Semiconductor package, prefabricated lead frame and manufacturing method thereof | |
| CN218996696U (en) | Packaging structure for improving chip pin density | |
| KR200169583Y1 (en) | Ball grid array package | |
| JP3723324B2 (en) | BGA type semiconductor device | |
| KR20000042665A (en) | Chip size package and fabrication method thereof | |
| JP2000260931A (en) | Semiconductor device and its manufacture | |
| KR20060128376A (en) | Chip stack package | |
| KR100352115B1 (en) | Semiconductor package | |
| JPS59152656A (en) | Semiconductor device | |
| KR100575859B1 (en) | ball grid array package | |
| KR20060074091A (en) | Chip stack package | |
| KR20000042872A (en) | Stack package and fabrication method thereof | |
| KR100402107B1 (en) | Wire bonding method of sop |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080924 Termination date: 20201031 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |