Advanced packaging structure and processing technology of graphene-based IPM module
Technical Field
The invention belongs to the technical field of semiconductors, and particularly relates to an advanced packaging structure and a processing technology of a graphene-based IPM module.
Background
The intelligent power module (INTELLIGENT POWER MODULE, IPM) is based on IGBT, logic, control, detection and protection circuits are integrated in the intelligent power module, compared with the common IGBT, the intelligent power module has the advantages that the system performance and the reliability are greatly improved, meanwhile, the on-state loss and the switching loss of the IPM are low, the size of the radiator is reduced, the size of the whole system is greatly reduced, the development direction of a power device is adapted, and more power electronic equipment selects the power module to replace discrete elements. According to the forecast of city-regulating organization IHS Technology, the annual average composite growth rate by 2018 in the consumer field is expected to reach 15.5%. In the face of new demands of IPM in application in the current market, miniaturization, low power consumption, perfect protection function, higher integration and the like of modules become the weight of power device manufacturers in technical development.
However, the IPM module has a small volume and a compact structure, and contains a plurality of power devices therein, so that the power density is high, and the local heating phenomenon is serious. For the IPM package structure, temperature is the most important factor affecting the reliability of the IPM package structure, if heat generated by the module cannot be removed in time, the temperature inside the module is too high, so that the IPM package structure affects various aspects such as electrical, mechanical and corrosion of the IPM, and finally the module is invalid. There is an urgent need to develop and deeply study and optimize the package design of IPM modules, and propose an efficient heat dissipation package scheme.
Disclosure of Invention
In order to solve the prior art problem, the invention aims to overcome the defects existing in the prior art, and provides an advanced packaging structure and a processing technology of a graphene-based IPM module, wherein an advanced packaging form of flip-chip driving chip and power chip is adopted, so that a grid driving signal is connected with a grid through a copper-clad ceramic substrate (Direct Bonded Copper, DBC), bonding wires between chips and substrates are replaced, and the reliability of the module is improved; meanwhile, the graphene film with high heat conductivity is used as a heat dissipation material on the DBC lining plate of the IPM module, the transverse high heat conduction capability of the graphene film is exerted, the highest temperature of the chip in operation is reduced, and therefore the service life of the module is prolonged.
In order to achieve the above purpose, the present invention adopts the following technical scheme.
An advanced packaging structure of a graphene-based IPM module comprises an upper graphene-based copper-coated ceramic substrate, a lower graphene-based copper-coated ceramic substrate and a driving chip; the upper graphene-based copper-clad ceramic substrate is obtained by attaching a graphene-based film prepared by a redox method to a graphene application area designed on the surface of an upper copper layer of the upper copper-clad ceramic substrate, and the lower graphene-based copper-clad ceramic substrate is obtained by growing a graphene film on the graphene application area designed on the surface of the upper copper layer of the lower copper-clad ceramic substrate by a chemical vapor deposition method;
the front surface of the driving chip is downwards connected to the upper surface of the upper copper layer of the lower graphene-based copper-clad ceramic substrate through a solder ball group, and the back surface of the driving chip is connected to the lower surface of the first buffer pad through a first solder layer;
The upper surface of the first buffer gasket is connected with the surface of the upper copper layer of the inverted upper graphene-based copper-clad ceramic substrate through a second solder layer.
Specifically, the thickness of the graphene-based film on the upper graphene-based copper-clad ceramic substrate is 50-60 mu m.
Specifically, a single-layer graphene film is grown on a lower graphene-based copper-clad ceramic substrate by a chemical vapor deposition method.
The above structure may further include: the front sides of the first IGBT chip and the first fast recovery diode chip are downwards connected to the surface of the upper copper layer of the lower graphene-based copper-clad ceramic substrate through a third solder layer; the back surfaces of the first IGBT chip and the first fast recovery diode chip are connected with the second buffer pad through the first solder layer; and the second buffer gasket is connected with the surface of the upper copper layer of the upper graphene-based copper-clad ceramic substrate through a second solder layer.
The above structure may further include: the second IGBT chip and the second fast recovery diode chip are connected to the surface of the upper copper layer of the lower graphene-based copper-clad ceramic substrate through a third solder layer in a face-down manner; the back surfaces of the second IGBT chip and the second fast recovery diode chip are connected with a third buffer pad through a first solder layer; and the third buffer gasket is connected with the surface of the upper copper layer of the upper graphene-based copper-clad ceramic substrate through the second solder layer.
Specifically, the graphene application areas are designed at positions corresponding to the back sides of the driving chip, the IGBT chip and the fast recovery diode chip respectively on the upper graphene-based copper-coated ceramic substrate, the graphene application areas are designed at positions corresponding to the front sides of the IGBT chip and the fast recovery diode chip respectively on the lower graphene-based copper-coated ceramic substrate, and the grid areas of the IGBT chip are avoided.
The above structure may further include:
The first radiator is closely attached to the lower surface of the lower copper layer of the upper graphene-based copper-clad ceramic substrate through a heat-conducting silicone grease layer;
The second radiator is closely attached to the lower surface of the lower copper layer of the lower graphene-based copper-clad ceramic substrate through a fourth solder layer;
A plastic package shell is arranged between the first radiator and the second radiator, and all elements except the radiator are packaged in the plastic package shell; the plastic package shell is internally encapsulated by encapsulation resin.
A processing technology of an advanced packaging structure of a graphene-based IPM module comprises the following steps:
Step 1, manufacturing a graphene-based copper-clad ceramic substrate structure, which comprises the following steps:
step 1.1, attaching a graphene-based film prepared by an oxidation-reduction method to a graphene application area designed on the upper surface of a copper layer on a first copper-clad ceramic substrate, and drying for later use to obtain an upper graphene-based copper-clad ceramic substrate;
Step 1.2, growing a graphene film on a graphene application area designed on the upper surface of a copper layer on a second copper-clad ceramic substrate by using a chemical vapor deposition method to obtain a lower graphene-based copper-clad ceramic substrate;
Step 2, respectively coating a third solder layer and placing a solder ball group on the position, where the chip needs to be mounted, of the upper surface of the lower graphene-based copper-clad ceramic substrate, respectively inversely mounting a first IGBT chip, a first fast recovery diode chip, a second IGBT chip and a second fast recovery diode chip on the corresponding position of the upper surface of the upper copper layer of the lower graphene-based copper-clad ceramic substrate, inversely mounting a driving chip on the solder ball group of the upper copper layer of the lower graphene-based copper-clad ceramic substrate;
Step 3, coating a first solder layer on the back surfaces of the driving chip, the first IGBT chip, the first fast recovery diode chip, the second IGBT chip and the second fast recovery diode chip;
Step 4, coating a second solder layer on the upper graphene-based copper-clad ceramic substrate, and respectively attaching a first buffer gasket, a second buffer gasket and a third buffer gasket;
step 5, inversely mounting the structure obtained in the step 4 on the structure obtained in the step 3, so that the first buffer gasket, the second buffer gasket and the third buffer gasket are attached to the first solder layer;
Step 6, coating a fourth solder layer on the upper surface of the second radiator, attaching the structure obtained in the step 5 to the upper surface of the fourth solder layer, and putting the structure into a reflow soldering machine for soldering;
Step 7, coating a heat conduction silicone grease layer on the upper surface of the first radiator, and inversely attaching the heat conduction silicone grease layer on the corresponding position of the lower surface of the lower copper layer of the upper graphene-based copper-clad ceramic substrate so that all structures are positioned between the first radiator and the second radiator;
And 8, packaging all structures between the two radiators by using a plastic package shell, adopting packaging resin as packaging materials to perform injection molding encapsulation in the plastic package shell, and finally placing the whole structure in an oven for heating and curing.
Specifically, the thickness of the graphene-based film attached in the step 1.1 is 50-60 μm.
Specifically, step 1.2 grows a single-layer graphene film on a copper layer on the underlying copper-clad ceramic substrate.
The invention has the following advantages:
1. the invention adopts an advanced packaging form of flip-chip mounting of the driving chip and the power chip, connects the grid electrode of the IGBT chip with the output signal end of the driving chip through the DBC lining plate, replaces bonding wires between the chips and the substrate, and improves the reliability of the module;
2. according to the invention, the substrate is assisted by the high-heat-conductivity graphene material to dissipate heat, so that the problem of module failure caused by overhigh local temperature of a chip is solved, the service life of the module is prolonged, and the high-efficiency heat dissipation of the IPM module is a very effective thermal management scheme.
Drawings
Fig. 1 is a schematic diagram of an advanced packaging structure of a graphene-based IPM module according to the present invention.
Fig. 2 is a schematic diagram of an application area of a copper layer on an upper DBC liner of graphene according to the present invention.
Fig. 3 is a schematic diagram of an application area of the copper layer on the lower DBC liner of the graphene of the present invention.
Fig. 4 is a schematic diagram of the chip/interconnect layer/substrate structure in step 2 of the process of the present invention.
Fig. 5 is a schematic diagram of the structure of the buffer pad/solder layer/substrate in step 3 of the process of the present invention.
Fig. 6 is a schematic diagram of the structure described in step 5 of the process of the present invention.
Fig. 7 is a schematic diagram of the structure described in step 6 of the process of the present invention.
Fig. 8 is a schematic diagram of the thermally conductive silicone grease layer/heat spreader in step 7 of the process of the present invention.
Detailed Description
The invention is further described below with reference to the drawings and examples.
The invention provides an advanced packaging structure of a graphene-based IPM module, which generally comprises an IGBT chip, a fast recovery diode (Fast Recovery Diode, FRD) chip, a driving chip, a graphene-based DBC lining board (namely a graphene-based copper-clad ceramic substrate), a buffer gasket, a solder layer, solder balls, a plastic package shell, packaging resin, heat-conducting silicone grease and a radiator. The upper graphene-based DBC liner 17 is obtained by attaching a graphene-based film prepared by a redox method to a graphene application area designed on the surface of an upper copper layer of a copper-clad ceramic substrate, and the lower graphene-based DBC liner 18 is obtained by growing a graphene film by a chemical vapor deposition method to a graphene application area designed on the surface of an upper copper layer of another copper-clad ceramic substrate.
Wherein the signals of the driver chip 22 are transmitted to the upper copper layer of the lower graphene-based DBC liner 18 through the front side solder ball group 24, see fig. 1. The back surfaces of the first IGBT chip 11 and the first FRD chip 21 are connected to the second buffer pad 14 through the first solder layer 13, and then are connected with the upper surface of the upper copper layer of the upper graphene-based DBC liner 17 through the second solder layer 15, and the front surfaces of the first IGBT chip 11 and the first FRD chip 21 are respectively connected with the upper surface of the upper copper layer of the lower graphene-based DBC liner 18 through the third solder layer 12.
Similarly, in fig. 1, the back sides of the second IGBT chip 25 and the second FRD chip 26 are connected to the third buffer pad 27 through the first solder layer 13, and then connected to the upper surface of the upper copper layer of the upper graphene-based DBC liner 17 through the second solder layer 15, and the front sides of the second IGBT chip 25 and the second FRD chip 26 are respectively connected to the upper surface of the upper copper layer of the lower graphene-based DBC liner 18 through the third solder layer 12.
The lower copper layer lower surface of the lower graphene-based DBC liner 18 is connected to the upper surface of the second heat spreader 20 through the fourth solder layer 16, and the lower copper layer lower surface of the upper graphene-based DBC liner 17 is connected to the upper surface of the first heat spreader 10 through the thermally conductive silicone grease layer 19. The driving chip 22, the first IGBT chip 11, the first FRD chip 21, the second IGBT chip 25, the second FRD chip 26, and the upper and lower graphene-based DBC liners are encapsulated with a plastic case 28, and an encapsulation resin 29 is used as an injection molding encapsulation material.
As shown in fig. 2 and 3, the upper graphene-based copper-clad ceramic substrate 17 is provided with graphene application areas 111, 112 and 113 at positions corresponding to the back surfaces of the driving chip 22, the IGBT chip and the fast recovery diode chip, respectively; since many lines are arranged below the front surface of the driving chip 22, the graphene layer is inconvenient to be made, and therefore, the graphene application areas 121 and 122 are only designed at positions corresponding to the front surfaces of the IGBT chips and the fast recovery diode chips on the lower graphene-based copper-clad ceramic substrate 18, and the gate areas of the IGBT chips are avoided. As can be seen from fig. 3, one IGBT chip and one fast recovery diode chip are divided into one group, and the two groups of chips and the wiring are uniformly arranged around the driving chip 22.
The invention also provides a processing technology of the advanced packaging structure of the graphene-based IPM module, which comprises the following specific steps:
In step 1, graphene application areas 111, 112 and 113 are designed on the upper surface of the upper copper layer of the first DBC liner, as shown in fig. 2. Because the upper graphene-based DBC lining plate 17 is connected with the back surfaces of the driving chip and the power chip, and the buffer gasket is arranged in the middle, the thermal capacity of the graphene material is more important than the thermal conductivity when the graphene material is applied in the place, and therefore, graphene-based films with the thickness of 50-60 mu m prepared by a redox method are attached to the areas 111, 112 and 113 shown in fig. 2, and are dried for standby, so that the upper graphene-based DBC lining plate 17 is obtained.
The upper surface of the copper layer on the second DBC liner is designed with graphene application areas 121 and 122, as shown in fig. 3. Because the lower graphene-based DBC liner 18 is connected to the front sides of the power chip and the driving chip, the graphene material needs a higher transverse heat conduction coefficient when applied here, so that the heat of the local hot spot on the substrate is rapidly and transversely spread, and a single-layer graphene film is grown in the graphene application area by a chemical vapor deposition method, so that the lower graphene-based DBC liner 18 is obtained.
And 2, coating a third solder layer 12 with the thickness of 100-110 mu m on the corresponding position of the power chip on the upper surface of the upper copper layer of the lower graphene-based DBC lining board 18, and placing a solder ball group 24 on the corresponding position of the driving chip 22, wherein the solder balls are made of tin-silver-copper alloy, and the diameter is about 500+/-5 mu m. As shown in fig. 4, the first IGBT chip 11, the first FRD chip 21, the second IGBT chip 25, the second FRD chip 26, and the driving chip 22 are respectively attached upside down to the corresponding positions on the upper surface of the upper copper layer of the lower graphene-based DBC liner 18.
Step 3, a second solder layer 15 with a thickness of 100-110 μm is coated on the corresponding position of the upper copper layer of the upper graphene-based DBC liner 17, and the first buffer pad 23, the second buffer pad 14 and the third buffer pad 27 are respectively attached to the upper copper layer of the upper graphene-based DBC liner 17, as shown in fig. 5. The buffer pad used here may be a thermal stress buffer material with a small thermal expansion coefficient, such as a molybdenum pad or a molybdenum/silver composite pad with a thickness of 0.8±0.05 mm.
Step 4a first solder layer 13 with a thickness of 100-110 μm is coated on the back surfaces of the first IGBT chip 11, the first FRD chip 21, the second IGBT chip 25, the second FRD chip 26 and the driving chip 22, respectively.
Step 2 and step 3 are not sequential here.
And 5, inversely mounting the structure in the step 3 on the structure in the step 4, so that the buffer gaskets are respectively attached to the first solder layers 13 on the chip, as shown in fig. 6.
Step 6, a fourth solder layer 16 with the thickness of 100-110 μm is coated on the corresponding position of the upper surface of the second radiator 20, the structure in step 5 is attached to the upper surface of the fourth solder layer 16, as shown in fig. 7, all signal extraction terminals are attached to a lead frame (not shown in the figure) through solder with the thickness of 100-110 μm, and the lead frame is placed into a reflow soldering machine for soldering according to a preset temperature curve. The welding temperature conditions may be designed according to the actual effect.
Step 7, a heat conduction silicone grease layer 19 with the thickness of 50+/-5 μm is coated on the upper surface of the first radiator 10, as shown in fig. 8, and is inversely attached to the corresponding position of the lower surface of the lower copper layer of the upper graphene-based DBC liner 17, so that all structures are positioned between the first radiator 10 and the second radiator 20.
Step 8, packaging all structures between the first radiator 10 and the second radiator 20 by using a plastic shell 28, performing injection molding and encapsulation by using packaging resin 29, placing the whole structure shown in fig. 1 in an oven at a heating rate of 3 ℃/min, heating from room temperature to 80 ℃, preserving heat for 30 minutes, and then heating to 120 ℃ and preserving heat for 1 hour to perform solidification. The curing conditions may be adjusted according to the actual effect.
The above flow is the case of simultaneously including the first IGBT chip 11, the first FRD chip 21, the second IGBT chip 25, and the second FRD chip 26, if only a single group of IGBT chips and FRD chips are included, only the mounting process of the other group of IGBT chips and FRD chips and their associated structures is required to be deleted, that is, the portions related to reference numerals 25 to 27 are deleted.
The foregoing description of the preferred embodiments of the invention is not intended to be limiting, but rather is intended to cover all modifications, equivalents, and alternatives falling within the spirit and principles of the invention.