Nothing Special   »   [go: up one dir, main page]

CN108111244A - A kind of methods, devices and systems of clock correction - Google Patents

A kind of methods, devices and systems of clock correction Download PDF

Info

Publication number
CN108111244A
CN108111244A CN201611061695.XA CN201611061695A CN108111244A CN 108111244 A CN108111244 A CN 108111244A CN 201611061695 A CN201611061695 A CN 201611061695A CN 108111244 A CN108111244 A CN 108111244A
Authority
CN
China
Prior art keywords
clock
clock node
time
node
moment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201611061695.XA
Other languages
Chinese (zh)
Other versions
CN108111244B (en
Inventor
贺亮
高鹏
杨龙
宁鹏
吴风
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenyang Zhihe Medical Technology Co ltd
Original Assignee
Shanghai Neusoft Medical Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Neusoft Medical Technology Co Ltd filed Critical Shanghai Neusoft Medical Technology Co Ltd
Priority to CN201611061695.XA priority Critical patent/CN108111244B/en
Publication of CN108111244A publication Critical patent/CN108111244A/en
Application granted granted Critical
Publication of CN108111244B publication Critical patent/CN108111244B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Electric Clocks (AREA)

Abstract

The invention discloses a kind of method of clock correction, this method includes:Measuring signal determines described from the corresponding signal transmission time of clock node in the master clock node and from elapsed time is transmitted between clock node;From the clock node corresponding delay process time described in determining, make each described from the sum of clock node corresponding delay process time and signal transmission time all same;To it is described send from clock node it is described from the clock node corresponding delay process time;Work clock configuration information is sent from clock node, the work clock configuration information is used to indicate described sets work clock according to described from clock node from the clock node corresponding delay process time to described.By the method ensure it is each after the corresponding delay process time open respective work clock timing in synchronization from clock node, i.e., it is each synchronous from clock is realized between clock node.In addition, the invention also discloses a kind of device and system of clock correction.

Description

A kind of methods, devices and systems of clock correction
Technical field
The present invention relates to field of communication technology, more particularly to a kind of method and apparatus of clock correction.
Background technology
At present, in some systems, clock needs to keep synchronous used by multiple and different equipment.In order to it is synchronous these The clock of equipment, usually may be employed in system master clock node with from clock node.Specifically, can have one in systems A master clock node is at least one from clock node, it is necessary to which each equipment for keeping clock synchronous is respectively adopted one from clock Node sets work clock.
During synchronised clock, master clock node can be to each from clock node tranmitting data register data, Ge Gecong Clock node sets work clock according to the clock data received, so that each use from the corresponding equipment of clock node Identical work clock.In the prior art, master clock node can to from clock node transmission carry clock information when Clock data, the clock information indicate master clock node as each identical work clock set from clock node.From when Clock node can parse the clock information from the clock data and set the source clock indicated by the clock information It is set to the work clock of corresponding equipment.
But inventor has found that each different communication shapes between clock node and master clock node Usually there is very big difference in condition.For example, the different communication line potential ranges between clock node and master clock node are not The situation that same, temperature difference, device difference etc. have differences.The situation difference of these communication lines can be to master clock node to not Different degrees of interference is generated with the clock data sent from clock node.It is each from clock section under different degrees of interference Point has actually parsed different clock informations from clock data, therefore, each work clock set from clock node Actually there are still certain difference, it is seen then that each actually still to ensure clock synchronization from the corresponding equipment of clock node.
The content of the invention
The technical problem to be solved by the invention is to provide a kind of method and apparatus of clock correction, with ensure it is each from Clock node sets identical work clock, realize it is each from node corresponds to equipment between clock synchronization.
In a first aspect, the present invention provides a kind of methods of clock correction, applied to master clock node, this method includes:
Measuring signal in the master clock node and from transmitting elapsed time between clock node, determine it is described from when The corresponding signal transmission time of clock node;
From the clock node corresponding delay process time described in determining, so that prolonging described in each from clock node is corresponding When the sum of processing time and signal transmission time all same;
To it is described send from clock node it is described from the clock node corresponding delay process time;
Work clock configuration information is sent from clock node to described, the work clock configuration information is used to indicate described Work clock is set from the clock node corresponding delay process time from clock node according to described, it is described to prolong from clock is corresponding When processing time be used to indicate time from the first moment to the second moment, first moment represent described in connect from clock node At the time of receiving the work clock configuration information, second moment represents described and opens the work clock meter from clock node When at the time of.
Optionally, it is described definite described from the corresponding signal transmission time of clock node, be specially:Statistical analysis is repeatedly surveyed The signal measured obtains described from clock node in the master clock node and from elapsed time is transmitted between clock node Corresponding signal transmission time.
Optionally, the measuring signal is in the master clock node and from transmitting elapsed time between clock node, Specially:According to it is described from clock node send synchronizing clock signals and it is described from clock node return feedback clock Signal calculates the signal in the master clock node and from transmitting elapsed time between clock node.
Optionally, further include:
It is sent to described from clock node described in synchronizing clock signals and reception from clock node according to the delay process Time is directed to the feedback clock signal that the synchronizing clock signals return, described to be additionally operable to from the clock corresponding delay process time From the time at the 3rd moment to the 4th moment, the 3rd moment represents described and receives the synchronised clock from clock node for instruction At the time of signal, at the time of the 4th moment represents the transmission feedback clock signal from clock node;
From the corresponding signal feedback time of clock node and the difference of signal transmission time described in calculating, as described from clock The node corresponding verification time, wherein, it is described to be represented from the corresponding signal feedback time of clock node from the 5th moment to the 6th The time at moment, at the time of the 5th moment represents that the master clock node sends the synchronizing clock signals, the described 6th At the time of moment represents that the master clock node receives the feedback clock signal;
If meeting verification condition from the clock node corresponding verification time described in each, perform described to described from clock section Point sends work clock configuration information;
If being unsatisfactory for verification condition from the clock node corresponding verification time described in each, return and perform measuring signal in institute State master clock node and from transmitting elapsed time between clock node;
Wherein, the verification condition is:It is each described from the corresponding verification time all same of clock node or, each institute It states from the difference of clock node corresponding verification time and is no more than default threshold value.
Optionally, it is each it is described there is different address information from clock node, it is described corresponding from clock node Information is identified described in from the address information of clock node.
Optionally, it is each described to be led to from clock node using different communication link with the master clock node Letter, it is described to be identified from the corresponding information of clock node using the communication link used from clock node.
Optionally, it is described determine it is described from the clock node corresponding delay process time, including:
According to each order from the corresponding signal transmission time of clock node from big to small, to it is each it is described from when Clock node is ranked up;
According to each sequence from clock node, be followed successively by it is each it is described from clock node delay process is set when Between.
Second aspect, the present invention provides a kind of method of clock correction, applied to from clock node, including:
The described from the clock node corresponding delay process time of master clock node transmission is received, it is described from clock node pair The delay process time answered is that the master clock node is definite from the corresponding signal transmission time of clock node according to, It is described from the corresponding signal transmission time of clock node be the master clock node by measuring signal in the master clock node With definite from transmission elapsed time between clock node, wherein, it is each described at the corresponding delay of clock node Manage the sum of time and signal transmission time all same;
Receive the described from the corresponding work clock configuration information of clock node of the master clock node transmission;
Under the instruction of the work clock configuration information, set according to described from the clock node corresponding delay process time Put work clock, the time being used to indicate from the clock corresponding delay process time from the first moment to the second moment, institute State the first moment represent it is described from clock node receive the work clock configuration information at the time of, second moment represents institute It states from the time of the clock node unlatching work clock timing.
Optionally, further include:
Receive the synchronizing clock signals that the master clock node is sent;
Feedback clock signal is returned for the synchronizing clock signals;
The synchronizing clock signals and the feedback clock signal, for the master clock node measurement signal in the master Clock node and from transmitting elapsed time between clock node.
Optionally, further include:
Receive the synchronizing clock signals that the master clock node is sent;
Feedback clock signal is returned for the synchronizing clock signals according to the delay process time, it is described from clock pair The delay process time answered is additionally operable to instruction from the time at the 3rd moment to the 4th moment, the 3rd moment represent it is described from when At the time of clock node receives the synchronizing clock signals, when the 4th moment represents the transmission feedback from clock node At the time of clock signal;
The synchronizing clock signals and the feedback clock signal calculate described from clock pair for the master clock node It is the verification time answered, true so that whether the master clock node meets verification condition according to from the clock corresponding verification time Whether determine to described from the clock node transmission work clock configuration information;Wherein, it is described from the clock corresponding verification time It is described from the corresponding signal of clock node to be described from the corresponding signal feedback time of clock node and the difference of signal transmission time Feedback time represents that from the time at the 5th moment to the 6th moment the 5th moment is represented described in the master clock node transmission At the time of synchronizing clock signals, at the time of the 6th moment represents that the master clock node receives the feedback clock signal; The verification condition is:It is each described from the corresponding verification time all same of clock node or, each described from clock node pair The difference for the verification time answered is no more than default threshold value.
Optionally, it is each it is described there is different address information from clock node, it is described corresponding from clock node Information is identified described in from the address information of clock node.
Optionally, it is each described to be led to from clock node using different communication link with the master clock node Letter, it is described to be identified from the corresponding information of clock node using the communication link used from clock node.
The third aspect, the present invention provides a kind of devices of clock correction, are configured at master clock node, including:
Measuring unit, for measuring signal in the master clock node and from when transmitting passed through between clock node Between;
First determination unit, it is described from the corresponding signal transmission time of clock node for determining;
Second determination unit, it is described from the clock node corresponding delay process time for determining, so that each described From the sum of clock node corresponding delay process time and signal transmission time all same;
First transmitting element, for it is described from clock node send the delay process corresponding from clock node when Between;
Second transmitting element, for sending work clock configuration information from clock node to described, the work clock is set Confidence breath be used to indicate it is described work clock is set from the clock node corresponding delay process time according to described from clock node, The time being used to indicate from the clock corresponding delay process time from the first moment to the second moment, first timetable At the time of showing the reception work clock configuration information from clock node, second moment represents described from clock node At the time of opening the work clock timing.
Fourth aspect, the present invention provides a kind of devices of clock correction, are configured at from clock node, including:
First receiving unit, for receive master clock node send described in delay process corresponding from clock node when Between, described from the clock node corresponding delay process time is the master clock node according to described from the corresponding letter of clock node Number transmission time and it is definite, described from the corresponding signal transmission time of clock node is that the master clock node passes through and measures letter Number in the master clock node and from transmitting elapsed time between clock node and definite, wherein, it is each it is described from when The sum of clock node corresponding delay process time and signal transmission time all same;
Second receiving unit, for receiving described in the master clock node transmission from the corresponding work clock of clock node Configuration information;
Setting unit, under the instruction of the work clock configuration information, according to described corresponding from clock node The delay process time sets work clock, described to be used to indicate from the clock corresponding delay process time from the first moment to second It is the time at moment, described at the time of first moment represents the reception work clock configuration information from clock node At the time of second moment represented the unlatching work clock timing from clock node.
5th aspect, the present invention provides a kind of system of clock correction, including master clock node and from clock node, institute The device that master clock node is configured with any one embodiment offer of the foregoing third aspect is stated, it is described to be configured with from clock node The very high device of any one embodiment of foregoing fourth aspect.
Compared with prior art, the present invention has the following advantages:
In embodiments of the present invention, master clock node is by measuring master clock node and being passed from the signal between clock node The defeated time can should determine the delay process time from clock node and refer to according to from the corresponding signal transmission time of clock node Show that this sets work clock according to this from clock node from the clock corresponding delay process time.Although it is each from clock node with Between master clock node the situation difference of communication line cause it is each from the corresponding signal transmission time of clock node usually not It is identical, still, due to each from the sum of clock node corresponding delay process time and signal transmission time all same, master clock Node sends work clock configuration information to each in synchronization from clock node, each to receive work from clock node It needs just to open respective work clock timing by corresponding delay process time again during clock setting information, it is seen then that each A from clock node is to open respective work clock timing in synchronization, i.e., each same from clock is realized between clock node Step.
Description of the drawings
It in order to illustrate the technical solutions in the embodiments of the present application or in the prior art more clearly, below will be to embodiment or existing There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this Some embodiments described in application, for those of ordinary skill in the art, without creative efforts, It can also be obtained according to these attached drawings other attached drawings.
Fig. 1 is the block schematic illustration of an exemplary application scene in the embodiment of the present invention;
Fig. 2 is a kind of flow diagram of the method for clock correction in the embodiment of the present invention;
Fig. 3 is a kind of signal schematic representation of clock synchronization in the embodiment of the present invention;
Fig. 4 is a kind of schematic diagram for the data list structure for being used to sort from clock node in the embodiment of the present invention;
Fig. 5 is a kind of flow diagram for verifying clock synchronous effect in the embodiment of the present invention;
Fig. 6 is the tree-like system structure diagram of master-salve clock node in the embodiment of the present invention;
Fig. 7 is master-salve clock node chrysanthemum chain system structure diagram in the embodiment of the present invention;
Fig. 8 is a kind of flow diagram of the method for clock correction in the embodiment of the present invention;
Fig. 9 is a kind of flow diagram of the method for clock correction in the embodiment of the present invention
Figure 10 is a kind of structure diagram of the device of clock correction in the embodiment of the present invention;
Figure 11 is the structure diagram of the device of another clock correction in the embodiment of the present invention;
Figure 12 is a kind of structure diagram of the system of clock correction in the embodiment of the present invention.
Specific embodiment
In order to which those skilled in the art is made to more fully understand application scheme, below in conjunction in the embodiment of the present application The technical solution in the embodiment of the present application is clearly and completely described in attached drawing, it is clear that described embodiment is only this Apply for part of the embodiment, instead of all the embodiments.Based on the embodiment in the application, those of ordinary skill in the art exist All other embodiments obtained under the premise of creative work are not made, shall fall in the protection scope of this application.
It is inventor has found that conventionally, as different between clock node and master clock node Communication line there may be the situation of the differences such as distance, temperature, device, therefore clock data is sent to not by master clock node With from clock node when can generate difference, so as to each obtained actually by the clock data is parsed from clock node Clock information is different, each work clock reality that equipment is corresponded to from clock node set according to the different clock information On also there is certain difference, it is seen then that it is actually each from clock node correspond to equipment can not still ensure clock synchronization.
To solve the above-mentioned problems, in embodiments of the present invention, master clock node by measure master clock node with from when Signal transmission time between clock node, can be true from clock node according to being somebody's turn to do from the corresponding signal transmission time of clock node Determine the delay process time and indicate that work clock should be set from the clock corresponding delay process time from clock node according to this.Though The situation difference of right each communication line between clock node and master clock node causes each from the corresponding letter of clock node Number transmission time usually and differs, still, due to it is each from clock node corresponding delay process time and signal transmission when Between the sum of all same, master clock node synchronization to it is each from clock node send work clock configuration information, Ge Gecong Clock node needs just to open each by corresponding delay process time when receiving work clock configuration information again Work clock timing, it is seen then that each from clock node is to open respective work clock timing in synchronization, i.e., each from clock Clock synchronization is realized between node.
For example, one of scene of the embodiment of the present invention can be applied to scene as shown in Figure 1.In the scene In, Positron emission computed tomography (English:PET, Positron Emission Tomograph) include in equipment Master clock node 101 and photon detector equipment, photon detector equipment have multiple modules, and each module includes one from clock Node 102, in order to ensure modules can be synchronously to light under the work clock respectively since clock setting on photon detector Son detection carry out timing, it is necessary to corrected by master clock node 101 it is all from clock node 102 reach clock synchronization.Specifically Ground, 101 measuring signal of master clock node is in the master clock node 101 and from when transmitting passed through between clock node 102 Between, it determines described from 102 corresponding signal transmission time of clock node.Master clock node 101 determines described from clock node 102 The corresponding delay process time so that it is each it is described from 102 corresponding delay process time of clock node and signal transmission when Between the sum of all same.Master clock node 101 sends described from 102 corresponding delay of clock node to correspondence from clock node 102 Processing time.The master clock node 101 sends work clock configuration information to described from clock node 102, during the work Clock configuration information is set described in being used to indicate from clock node 102 according to described from the 102 corresponding delay process time of clock node Work clock is put, it is described to be used to indicate from the first moment to the second moment from the 102 corresponding delay process time of clock node Time, first moment represent it is described from clock node 102 receive the work clock configuration information at the time of, described second At the time of the work clock timing being opened described in moment expression from clock node 102.The work is received from clock node 102 After making clock setting information, work clock is set and by each from the 102 corresponding delay process time of clock node according to described The self-corresponding delay process time just opens respective work clock timing, each same from clock is realized between clock node 102 Step.
It is understood that above-mentioned scene is only a Sample Scenario provided in an embodiment of the present invention, the embodiment of the present invention It is not limited to this scene.
Below in conjunction with the accompanying drawings, by embodiment come the method and apparatus of clock correction in the present invention will be described in detail embodiment Specific implementation.
Illustrative methods
Referring to Fig. 2, a kind of flow diagram of the method for clock correction in the embodiment of the present invention is shown.In the present embodiment In, the method for example may comprise steps of:
Step 201:Master clock node measurement signal is passed through in the master clock node and from transmission between clock node Time, determine described from the corresponding signal transmission time of clock node.
In some embodiments of the present embodiment, master clock node can be by from transmission measurement between clock node The mode of signal measures the signal transmission time.Specifically, in the step 201, the measuring signal is in the master clock Node and from being transmitted between clock node elapsed time, Ke Yiwei:Master clock node is sent out according to described from clock node The synchronizing clock signals sent and the feedback clock signal returned from clock node, calculate the signal in the master clock Node and from transmitting elapsed time between clock node.The signal schematic representation of clock synchronization as shown in Figure 3, it is assumed that when main Clock node is expressed as Tstart at the time of sending synchronizing clock signals, is represented at the time of receiving synchronizing clock signals from clock node For T1, from clock node to master clock node feeding back synchronizing clock signals at the time of is expressed as T2, and master clock node receives feedback Tstop is expressed as at the time of clock signal, then the master clock node and between clock node transmit elapsed time Ti It can be calculated by following formula:
It is understood that there may be apart from not for the different communication lines between clock node and master clock node Different, the dispar situation of device with, temperature, therefore, the delay of cable, the variation etc. of the inherent delay of device, temperature can be led The signal that cause calculates is in the master clock node from different from transmission elapsed time usual feelings between clock node It is different under condition.
In some embodiments of the present embodiment, in order to enable the master clock node and from the letter between clock node Number transmission time more accurately measures, in some embodiments, can be on the basis of multiple measurement by way of statistics Determine master clock node and from the signal transmission time between clock node.Specifically, in step 201, it is described definite described From the corresponding signal transmission time of clock node, such as can be:The signal that statistical analysis repeatedly measures is in the master clock Node and from elapsed time is transmitted between clock node obtains described from the corresponding signal transmission time of clock node.Its In, statistical analysis technique is such as can be least-squares estimation, maximal possibility estimation.
Step 202:Master clock node determine it is described from the clock node corresponding delay process time so that each described From the sum of clock node corresponding delay process time and signal transmission time all same.
It is understood that due to each different from the corresponding signal transmission time of clock node, in order to enable it is each from Clock node reaches clock synchronization, can be described each from the clock node setting corresponding delay process time so that each When passing through corresponding delay process when receiving the work clock configuration information of master clock node transmission from clock node Between be then turned on work clock timing.Prolong due to each from the corresponding signal transmission time of clock node and the corresponding of the setting When processing time be added after time value it is identical, master clock node simultaneously to it is each from clock node send work clock set It is each to reach consistent from clock node unlatching work clock timer time in the case of information.
In some embodiments of the present embodiment, it can be determined each from clock node is corresponding to prolong according to particular value Slow processing time, the particular value should be greater than equal to maximum transmission time value, and the transmission time value of the maximum can pass through It is more each to be determined from the corresponding signal transmission time of clock node.Such as can be first ranked up to each from clock node, The delay process time is determined according to the sequence by the transmission time value of above-mentioned maximum successively again, can so reduce master clock Node corrects each used time from clock node.Specifically, step 202 can for example include:According to each described from clock section The order of the corresponding signal transmission time of point from big to small described is ranked up to each from clock node;According to each described From the sequence of clock node, it is followed successively by each described from the clock node setting delay process time.
It, can be by described each described from the corresponding signal biography of clock node in some embodiments of the present embodiment The thick time value and thin time value of defeated time sorts, to reduce the used time of sequence, wherein, the thick time value is with for a long time Time of day such as microsecond carries out time of day, the thin time value using precise time unit as picosecond as time of day, when thin Between in unit accumulated number reach carry after thick chronomere, such as one is from the corresponding signal transmission time of clock node 39.000015 microseconds, then its thick time value can be 39 microseconds, and thin time value can be 15 picoseconds.Specifically, according to each From the corresponding signal transmission time of clock node to each mode being ranked up from clock node, such as can include:According to The order of each thick time value from the corresponding signal transmission time of clock node from big to small, if thick time value is identical again According to the order of each thin time value from the corresponding signal transmission time of clock node from big to small, to it is each it is described from Clock node is ranked up.After sequence, for example, can be formed one include from clock node address, thick time value, thin time value, The tables of data of delay process time, as shown in Figure 4.Wherein, the delay process time can be according to each in tables of data It is set gradually from the sequence of clock node definite.It is described from clock node address can be play to it is described from clock node into The effect of line identifier.
Step 203:When master clock node is to the delay process corresponding from clock node described from clock node transmission Between.
It is understood that after step 202 determines each corresponding delay process time from clock node, Ge Gecong Clock node is needed to obtain the respective delay process time and opened according to the corresponding delay process time into line delay to adjust it It is consistent to open work clock timing time, therefore performs step 203.For example, in some embodiments, master clock node can lead to Cross CAN network, Ethernet etc. to it is described send from clock node it is described from the clock node corresponding delay process time, as long as It sends successfully, sending method is not any limitation as.
Step 204:Work clock configuration information is sent from clock node to described, the work clock configuration information is used for Instruction is described to set work clock according to described from clock node from the clock node corresponding delay process time, described from clock The corresponding delay process time is used to indicate the time from the first moment to the second moment, first moment represent it is described from when At the time of clock node receives the work clock configuration information, second moment represents described and opens the work from clock node At the time of making clock timing.
It is understood that due to the measurement of signal transmission time is not accurate enough etc., it is each from clock node according to The work clock that corresponding delay process time is set does not ensure that enough synchronizations.In order to further such that from clock The work clock synchronization extent higher that node is set, in some embodiments of the present embodiment, in order to ensure to perform step 204 Afterwards, during each unlatching work from clock node after above-mentioned steps 203 are performed, such as can also include as shown in Figure 5 Step:
Step 501:Master clock node is sent described in synchronizing clock signals and reception from clock node from clock section to described Point is directed to the feedback clock signal of synchronizing clock signals return according to the delay process time, described corresponding from clock The delay process time is additionally operable to instruction from the time at the 3rd moment to the 4th moment, and the 3rd moment represents described from clock section At the time of point receives the synchronizing clock signals, the 4th moment represents described and sends the feedback clock letter from clock node Number at the time of;
Step 502:Master clock node calculates described from the corresponding signal feedback time of clock node and signal transmission time Difference, as described from the clock node corresponding verification time, wherein, it is described from the corresponding signal feedback time table of clock node Show the time from the 5th moment to the 6th moment, the 5th moment represents that the master clock node sends the synchronised clock letter Number at the time of, at the time of the 6th moment represents that the master clock node receives the feedback clock signal;
After step 502, if meeting verification condition from the clock node corresponding verification time described in each, step is performed 204;If being unsatisfactory for verification condition from the clock node corresponding verification time described in each, return and perform step 201;Wherein, institute Stating verification condition is:It is each described from the corresponding verification time all same of clock node or, each described from clock node correspondence Verification time difference be no more than default threshold value.
It is understood that after the work clock configuration information that clock node receives that the master clock node is sent, According to the instruction of the work clock configuration information, just opened after the corresponding delay process time from clock node The work clock timing, to realize that each clock from clock node is synchronous.
It should be noted that master clock node and the network that is formed from clock node can there are many different topologys to tie Structure, wherein, it is each in different topological structures that different identification means may be employed from the corresponding information of clock node, in order to It distinguishes.It is described to include foregoing synchronizing clock signals, feedback clock signal, signal transmission from the corresponding information of clock node Time, delay process time and work clock configuration information etc. master clock node with from the letter interacted between clock node Breath.
For example, in some embodiments, master clock node and each communication link that may be employed from clock node are each It differs, i.e., one corresponds to one from other from the different communication link of clock node from clock node.Specifically, such as Fig. 6 institutes The tree system structure shown, it is each described to be carried out from clock node using different communication link and the master clock node Communication, it is described to be identified from the corresponding information of clock node using the communication link used from clock node.For one It is a specifically for clock node, master clock node should be from the corresponding communication link of clock node by multi-channel gating device selection With this information corresponding from clock node is somebody's turn to do from clock node interaction.
For another example, in some embodiments, in master clock node and each communication link that may be used from clock node Comprising identical communication link, i.e., one includes with other from the corresponding communication link of clock node from identical logical of clock node Believe link.Specifically, chrysanthemum chain system structure as shown in Figure 7, each described have different ground from clock node Location information, it is described to be identified from the corresponding information of clock node using described from the address information of clock node.For one Specifically for clock node, master clock node interact this from the address information of clock node by this with being somebody's turn to do from clock node It is each to match the address information identical with oneself from clock node so as to communicate from the corresponding information of clock node.
The various embodiments provided through this embodiment, master clock node by measure master clock node with from clock section Signal transmission time between point can should determine to prolong according to from the corresponding signal transmission time of clock node from clock node When processing time and indicate that work clock should be set from clock corresponding delay process time from clock node according to this.It is although each The situation difference of a communication line between clock node and master clock node causes each to pass from the corresponding signal of clock node The defeated time usually and differs, still, due to it is each from clock node corresponding delay process time and signal transmission time it And all same, master clock node sends work clock configuration information to each in synchronization from clock node, each from clock Node needs just to open respective work by corresponding delay process time when receiving work clock configuration information again Clock timing, it is seen then that each from clock node is to open respective work clock timing in synchronization, i.e., each from clock node Between realize clock synchronization.
Referring to Fig. 8, the flow diagram of the method for another clock correction in the embodiment of the present invention is shown.In this implementation In example, the method for example may comprise steps of:
Step 801:Receive that master clock node sends is described from the clock node corresponding delay process time, it is described from when The clock node corresponding delay process time is the master clock node according to described from the corresponding signal transmission time of clock node And determine, it is described from the corresponding signal transmission time of clock node be the master clock node by measuring signal in the master Clock node and from transmitting elapsed time between clock node and definite, wherein, it is each described to be corresponded to from clock node The delay process time and the sum of signal transmission time all same;
Step 802:Receive the described from the corresponding work clock configuration information of clock node of the master clock node transmission;
Step 803:Under the instruction of the work clock configuration information, according to described at the corresponding delay of clock node Time setting work clock is managed, it is described to be used to indicate from the first moment to the second moment from the clock corresponding delay process time Time, first moment represent it is described from clock node receive the work clock configuration information at the time of, when described second It carves described in representing from the time of the clock node unlatching work clock timing.
Optionally, the present embodiment can also for example include:Receive the synchronizing clock signals that the master clock node is sent;Pin Feedback clock signal is returned to the synchronizing clock signals;The synchronizing clock signals and the feedback clock signal, for institute Master clock node measurement signal is stated in the master clock node and from transmitting elapsed time between clock node.
Optionally, the present embodiment can also for another example include:Receive the synchronizing clock signals that the master clock node is sent;It presses Feedback clock signal is returned for the synchronizing clock signals according to the delay process time, it is described at the corresponding delay of clock The reason time is additionally operable to instruction from the time at the 3rd moment to the 4th moment, and the 3rd moment represents described and received from clock node At the time of the synchronizing clock signals, the 4th moment represent it is described from clock node send the feedback clock signal when It carves;The synchronizing clock signals and the feedback clock signal calculate described corresponding from clock for the master clock node Verification time, so as to the master clock node according to it is described from the clock corresponding verification time whether meet verification condition and determine be It is no to send the work clock configuration information from clock node to described;Wherein, described from the clock corresponding verification time is institute The difference from the corresponding signal feedback time of clock node and signal transmission time is stated, it is described from the corresponding signal feedback of clock node Time represents that, from the time at the 5th moment to the 6th moment, the 5th moment represents that the master clock node sends the synchronization At the time of clock signal, at the time of the 6th moment represents that the master clock node receives the feedback clock signal;It is described Verification condition is:It is each described from the corresponding verification time all same of clock node or, each described corresponding from clock node The difference of verification time is no more than default threshold value.
It should be noted that master clock node and the network that is formed from clock node can there are many different topologys to tie Structure, wherein, it is each in different topological structures that different identification means may be employed from the corresponding information of clock node, in order to It distinguishes.
For example, in some embodiments, master clock node and each communication link that may be employed from clock node are each It differs, i.e., one corresponds to one from other from the different communication link of clock node from clock node.Specifically, such as Fig. 6 institutes The tree system structure shown, it is each described to be carried out from clock node using different communication link and the master clock node Communication, it is described to be identified from the corresponding information of clock node using the communication link used from clock node.
For another example, in some embodiments, in master clock node and each communication link that may be used from clock node Comprising identical communication link, i.e., one includes with other from the corresponding communication link of clock node from identical logical of clock node Believe link.Specifically, chrysanthemum chain system structure as shown in Figure 7, each described have different ground from clock node Location information, it is described to be identified from the corresponding information of clock node using described from the address information of clock node.
The various embodiments provided through this embodiment, master clock node by measure master clock node with from clock section Signal transmission time between point can should determine to prolong according to from the corresponding signal transmission time of clock node from clock node When processing time and indicate that work clock should be set from clock corresponding delay process time from clock node according to this.It is although each The situation difference of a communication line between clock node and master clock node causes each to pass from the corresponding signal of clock node The defeated time usually and differs, still, due to it is each from clock node corresponding delay process time and signal transmission time it And all same, master clock node sends work clock configuration information to each in synchronization from clock node, each from clock Node needs just to open respective work by corresponding delay process time when receiving work clock configuration information again Clock timing, it is seen then that each from clock node is to open respective work clock timing in synchronization, i.e., each from clock node Between realize clock synchronization.
Referring to Fig. 9, the flow diagram of the method for another clock correction in the embodiment of the present invention is shown.In this implementation In example, the method for example may comprise steps of:
Step 901:Master clock node sends synchronizing clock signals to from clock node.
Step 902:The synchronizing clock signals sent from clock node in response to master clock node, during by being delayed backward main Clock node sends feedback clock signal.
Step 903:Master clock node measurement signal is passed through in the master clock node and from transmission between clock node Time, determine described from the corresponding signal transmission time of clock node.
Wherein, the measuring signal has in the master clock node and from being transmitted between clock node elapsed time Body can be:Master clock node is according to described returning to the synchronizing clock signals sent from clock node and from clock node The feedback clock signal returned calculates the signal in the master clock node and from when transmitting passed through between clock node Between.
In addition, it is described definite described from the corresponding signal transmission time of clock node, such as can be:Statistical analysis is multiple The signal measured obtains described from clock section in the master clock node and from elapsed time is transmitted between clock node The corresponding signal transmission time of point.
Step 904:Master clock node determine it is described from the clock node corresponding delay process time so that each described From the sum of clock node corresponding delay process time and signal transmission time all same.
Step 905:When master clock node is to the delay process corresponding from clock node described from clock node transmission Between and synchronizing clock signals.
Step 907:The synchronizing clock signals that are sent from clock node in response to master clock node and described from clock The node corresponding delay process time sends feedback clock signal to master clock node.
Step 907:Master clock node calculates described from the corresponding signal feedback time of clock node and signal transmission time Difference, as described from the clock node corresponding verification time.
If meeting verification condition from the clock node corresponding verification time described in each, step 908 is performed;It is if each described Verification condition is unsatisfactory for from the clock node corresponding verification time, returns and performs step 903;Wherein, the verification condition is:Respectively From the corresponding verification time all same of clock node or, each difference from the clock node corresponding verification time described in a No more than default threshold value.
Step 908:Master clock node sends work clock configuration information to described from clock node.
Step 909:The work clock configuration information sent from clock node in response to master clock node, according to it is described from when The clock node corresponding delay process time sets work clock.
In the present embodiment, due to each equal from the sum of clock node corresponding delay process time and signal transmission time Identical, master clock node sends work clock configuration information to each in synchronization from clock node, each from clock node It needs just to open respective work clock by corresponding delay process time again when receiving work clock configuration information Timing, it is seen then that each from clock node is to open respective work clock timing in synchronization, i.e., each between clock node Realize clock synchronization.
Exemplary means
Referring to Figure 10, a kind of structure diagram of the device of clock correction in the embodiment of the present invention is shown.In this implementation In example, described device for example can specifically include:
Measuring unit 1001 is passed through for measuring signal in the master clock node and from transmission between clock node Time;
First determination unit 1002, it is described from the corresponding signal transmission time of clock node for determining;
Second determination unit 1003, it is described from the clock node corresponding delay process time for determining, so that each It is described from the sum of clock node corresponding delay process time and signal transmission time all same;
First transmitting element 1004, for it is described send from clock node it is described from the corresponding delay process of clock node Time;
Second transmitting element 1005, for sending work clock configuration information from clock node to described, during the work Clock configuration information is used to indicate described sets work according to described from clock node from the clock node corresponding delay process time Clock, the time being used to indicate from the clock corresponding delay process time from the first moment to the second moment, described first Moment represent it is described from clock node receive the work clock configuration information at the time of, second moment represent it is described from when At the time of clock node opens the work clock timing.
Optionally, in some embodiments of the present embodiment, the measuring unit 1001, such as specifically can be used for: According to the synchronizing clock signals sent from clock node and the feedback clock signal returned from clock node, count The signal is calculated in the master clock node and from transmitting elapsed time between clock node.
Optionally, in some embodiments of the present embodiment, first determination unit 1002, such as can specifically use In:The signal that statistical analysis repeatedly measures in the master clock node and from transmitting elapsed time between clock node, It obtains described from the corresponding signal transmission time of clock node.
Optionally, in some embodiments of the present embodiment, second determination unit 1003, such as can specifically use In:
According to each order from the corresponding signal transmission time of clock node from big to small, to it is each it is described from when Clock node is ranked up;
According to each sequence from clock node, be followed successively by it is each it is described from clock node delay process is set when Between.
Optionally, in some embodiments of the present embodiment, described device can also for example include:
3rd transmitting element, for sending synchronizing clock signals from clock node to described;
Receiving unit, for receive it is described from clock node according to the delay process time for synchronised clock letter Number return feedback clock signal, it is described from the clock corresponding delay process time be additionally operable to instruction from the 3rd moment to the 4th when The time at quarter, the 3rd moment represent it is described from clock node receive the synchronizing clock signals at the time of, when the described 4th At the time of representing the transmission feedback clock signal from clock node quarter;
Computing unit, it is described from the corresponding signal feedback time of clock node and the difference of signal transmission time for calculating, As described from the clock node corresponding verification time, wherein, it is described from the corresponding signal feedback time of clock node represent from The time at the 5th moment to the 6th moment, the 5th moment represent that the master clock node sends the synchronizing clock signals Moment, at the time of the 6th moment represents that the master clock node receives the feedback clock signal;
First trigger element, if for it is each it is described meet verification condition from the clock node corresponding verification time, perform It is described to send work clock configuration information from clock node to described;
Second trigger element, if for it is each it is described be unsatisfactory for verification condition from the clock node corresponding verification time, return Receipt row measuring signal is in the master clock node and from transmitting elapsed time between clock node;
Wherein, the verification condition is:It is each described from the corresponding verification time all same of clock node or, each institute It states from the difference of clock node corresponding verification time and is no more than default threshold value.
Optionally, in some embodiments, it is each it is described there is different address information from clock node, it is described It is identified from the corresponding information of clock node using described from the address information of clock node.
Optionally, in some embodiments, it is each described to use different communication link and institute from clock node It states master clock node to communicate, the communication link used from clock node described in from the corresponding information of clock node It is identified.
The various embodiments provided through this embodiment, master clock node by measure master clock node with from clock section Signal transmission time between point can should determine to prolong according to from the corresponding signal transmission time of clock node from clock node When processing time and indicate that work clock should be set from clock corresponding delay process time from clock node according to this.It is although each The situation difference of a communication line between clock node and master clock node causes each to pass from the corresponding signal of clock node The defeated time usually and differs, still, due to it is each from clock node corresponding delay process time and signal transmission time it And all same, master clock node sends work clock configuration information to each in synchronization from clock node, each from clock Node needs just to open respective work by corresponding delay process time when receiving work clock configuration information again Clock timing, it is seen then that each from clock node is to open respective work clock timing in synchronization, i.e., each from clock node Between realize clock synchronization.
Referring to Figure 11, the structure diagram of the device of another clock correction in the embodiment of the present invention is shown.In this reality It applies in example, described device for example can specifically include:
First receiving unit 1101, for receiving described in the transmission of master clock node from the corresponding delay process of clock node Time, described from the clock node corresponding delay process time is the master clock node according to described corresponding from clock node Signal transmission time and it is definite, described from the corresponding signal transmission time of clock node is that the master clock node passes through measurement Signal in the master clock node and from transmitting elapsed time between clock node and definite, wherein, it is each it is described from The sum of clock node corresponding delay process time and signal transmission time all same;
Second receiving unit 1102, for receiving described in the master clock node transmission from the corresponding work of clock node Clock setting information;
Setting unit 1103, under the instruction of the work clock configuration information, according to described from clock node pair Delay process time for answering sets work clock, it is described from the clock corresponding delay process time be used to indicate from the first moment to The time at the second moment, at the time of first moment represents the reception work clock configuration information from clock node, At the time of second moment represents the unlatching work clock timing from clock node.
Optionally, in some embodiments of the present embodiment, described device can also for example include:
3rd receiving unit, for receiving the synchronizing clock signals that the master clock node is sent;
First returning unit sends feedback clock signal for being directed to the synchronizing clock signals;
The synchronizing clock signals and the feedback clock signal, for the master clock node measurement signal in the master Clock node and from transmitting elapsed time between clock node.
Optionally, in other embodiments of the present embodiment, described device can also for example include:
3rd receiving unit, for receiving the synchronizing clock signals that the master clock node is sent;
Second returning unit, for returning to feedback clock for the synchronizing clock signals according to the delay process time Signal, it is described to be additionally operable to instruction from the time at the 3rd moment to the 4th moment from the clock corresponding delay process time, described the At the time of three moment represented the reception synchronizing clock signals from clock node, the 4th moment represents described from clock At the time of node sends the feedback clock signal;
The synchronizing clock signals and the feedback clock signal calculate described from clock pair for the master clock node It is the verification time answered, true so that whether the master clock node meets verification condition according to from the clock corresponding verification time Whether determine to described from the clock node transmission work clock configuration information;Wherein, it is described from the clock corresponding verification time It is described from the corresponding signal of clock node to be described from the corresponding signal feedback time of clock node and the difference of signal transmission time Feedback time represents that from the time at the 5th moment to the 6th moment the 5th moment is represented described in the master clock node transmission At the time of synchronizing clock signals, at the time of the 6th moment represents that the master clock node receives the feedback clock signal; The verification condition is:It is each described from the corresponding verification time all same of clock node or, each described from clock node pair The difference for the verification time answered is no more than default threshold value.
Optionally, in some embodiments, it is each it is described there is different address information from clock node, it is described It is identified from the corresponding information of clock node using described from the address information of clock node.
Optionally, in some embodiments, it is each described to use different communication link and institute from clock node It states master clock node to communicate, the communication link used from clock node described in from the corresponding information of clock node It is identified.
The various embodiments provided through this embodiment, master clock node by measure master clock node with from clock section Signal transmission time between point can should determine to prolong according to from the corresponding signal transmission time of clock node from clock node When processing time and indicate that work clock should be set from clock corresponding delay process time from clock node according to this.It is although each The situation difference of a communication line between clock node and master clock node causes each to pass from the corresponding signal of clock node The defeated time usually and differs, still, due to it is each from clock node corresponding delay process time and signal transmission time it And all same, master clock node sends work clock configuration information to each in synchronization from clock node, each from clock Node needs just to open respective work by corresponding delay process time when receiving work clock configuration information again Clock timing, it is seen then that each from clock node is to open respective work clock timing in synchronization, i.e., each from clock node Between realize clock synchronization.
Referring to Figure 12, a kind of structure diagram of the system of clock correction in the embodiment of the present invention is shown.In this implementation In example, the system for example can specifically include:Including master clock node 1201 and from clock node 1202, the master clock section Point 1201 is configured with above-mentioned exemplary means shown in Fig. 10, described to be configured with showing shown in above-mentioned Figure 11 from clock node 1202 Example property device.
It should be noted that herein, relational terms such as first and second and the like are used merely to a reality Body or operation are distinguished with another entity or operation, are deposited without necessarily requiring or implying between these entities or operation In any this actual relation or order.Term " comprising ", "comprising" or its any other variant are intended to non-row His property includes, so that process, method, article or equipment including a series of elements not only include those elements, and And it further includes other elements that are not explicitly listed or further includes as this process, method, article or equipment institute inherently Element.In the absence of more restrictions, the element limited by sentence "including a ...", it is not excluded that including institute State in process, method, article or the equipment of element that also there are other identical elements.
For device embodiment, since it corresponds essentially to embodiment of the method, so related part is real referring to method Apply the part explanation of example.System embodiment described above is only schematical, wherein described be used as separating component The unit of explanation may or may not be physically separate, and the component shown as unit can be or can also It is not physical location, you can be located at a place or can also be distributed in multiple network element.It can be according to reality It needs that some or all of module therein is selected to realize the purpose of this embodiment scheme.Those of ordinary skill in the art are not In the case of making the creative labor, you can to understand and implement.
The above is only the specific embodiment of the application, it is noted that for the ordinary skill people of the art For member, on the premise of the application principle is not departed from, several improvements and modifications can also be made, these improvements and modifications also should It is considered as the protection domain of the application.

Claims (15)

  1. A kind of 1. method of clock correction, which is characterized in that applied to master clock node, including:
    Measuring signal determines described from clock section in the master clock node and from elapsed time is transmitted between clock node The corresponding signal transmission time of point;
    From the clock node corresponding delay process time described in determining, so that each described at the corresponding delay of clock node Manage the sum of time and signal transmission time all same;
    To it is described send from clock node it is described from the clock node corresponding delay process time;
    Send work clock configuration information from clock node to described, the work clock configuration information be used to indicate it is described from when Clock node sets work clock according to described from the clock node corresponding delay process time, described at the corresponding delay of clock The reason time is used to indicate the time from the first moment to the second moment, and first moment represents described and receives institute from clock node At the time of stating work clock configuration information, second moment represents described and opens the work clock timing from clock node Moment.
  2. It is 2. according to the method described in claim 1, it is characterized in that, described definite described from the corresponding signal transmission of clock node Time, specially:The signal that statistical analysis repeatedly measures is passed through in the master clock node and from transmission between clock node The time crossed obtains described from the corresponding signal transmission time of clock node.
  3. 3. according to the method described in claim 1, it is characterized in that, the measuring signal the master clock node with from clock Elapsed time is transmitted between node, is specially:According to it is described from clock node send synchronizing clock signals and institute The feedback clock signal returned from clock node is stated, the signal is calculated and is passed in the master clock node and between clock node Defeated elapsed time.
  4. 4. it according to the method described in claim 1, it is characterized in that, further includes:
    It is sent to described from clock node described in synchronizing clock signals and reception from clock node according to the delay process time It is described to be additionally operable to indicate from the clock corresponding delay process time for the feedback clock signal that the synchronizing clock signals return From the time at the 3rd moment to the 4th moment, the 3rd moment represents described and receives the synchronizing clock signals from clock node At the time of, at the time of the 4th moment represents the transmission feedback clock signal from clock node;
    From the corresponding signal feedback time of clock node and the difference of signal transmission time described in calculating, as described from clock node The corresponding verification time, wherein, it is described to be represented from the 5th moment to the 6th moment from the corresponding signal feedback time of clock node Time, at the time of the 5th moment represents that the master clock node sends the synchronizing clock signals, the 6th moment At the time of representing that the master clock node receives the feedback clock signal;
    If meeting verification condition from the clock node corresponding verification time described in each, perform described to described from clock node hair Send work clock configuration information;
    If being unsatisfactory for verification condition from the clock node corresponding verification time described in each, return and perform measuring signal in the master Clock node and from transmitting elapsed time between clock node;
    Wherein, the verification condition is:It is each it is described from the corresponding verification time all same of clock node or, it is each it is described from The difference of clock node corresponding verification time is no more than default threshold value.
  5. 5. according to the method described in claim 1, it is characterized in that, there is different address from clock node described in each Information, it is described to be identified from the corresponding information of clock node using described from the address information of clock node.
  6. 6. according to the method described in claim 1, it is characterized in that, different communication is used from clock node described in each Link communicates with the master clock node, described to be used from the corresponding information of clock node using described from clock node Communication link is identified.
  7. It is 7. according to the method described in claim 1, it is characterized in that, described definite described from the corresponding delay process of clock node Time, including:
    According to each order from the corresponding signal transmission time of clock node from big to small, to each described from clock section Point is ranked up;
    According to each sequence from clock node, it is followed successively by each described from the clock node setting delay process time.
  8. A kind of 8. method of clock correction, which is characterized in that applied to from clock node, including:
    The described from the clock node corresponding delay process time of master clock node transmission is received, it is described corresponding from clock node The delay process time is that the master clock node is definite from the corresponding signal transmission time of clock node according to, described From the corresponding signal transmission time of clock node be the master clock node by measuring signal the master clock node with from Elapsed time is transmitted between clock node and definite, wherein, during each delay process corresponding from clock node Between with the sum of signal transmission time all same;
    Receive the described from the corresponding work clock configuration information of clock node of the master clock node transmission;
    Under the instruction of the work clock configuration information, work is set from the clock node corresponding delay process time according to described Make clock, the time being used to indicate from the clock corresponding delay process time from the first moment to the second moment, described One moment represent it is described from clock node receive the work clock configuration information at the time of, second moment represent it is described from At the time of clock node opens the work clock timing.
  9. 9. it according to the method described in claim 8, it is characterized in that, further includes:
    Receive the synchronizing clock signals that the master clock node is sent;
    Feedback clock signal is returned for the synchronizing clock signals;
    The synchronizing clock signals and the feedback clock signal, for the master clock node measurement signal in the master clock Node and from transmitting elapsed time between clock node.
  10. 10. it according to the method described in claim 8, it is characterized in that, further includes:
    Receive the synchronizing clock signals that the master clock node is sent;
    Feedback clock signal is returned for the synchronizing clock signals according to the delay process time, it is described corresponding from clock The delay process time is additionally operable to instruction from the time at the 3rd moment to the 4th moment, and the 3rd moment represents described from clock section At the time of point receives the synchronizing clock signals, the 4th moment represents described and sends the feedback clock letter from clock node Number at the time of;
    The synchronizing clock signals and the feedback clock signal calculate described corresponding from clock for the master clock node Verification time, so as to the master clock node according to it is described from the clock corresponding verification time whether meet verification condition and determine be It is no to send the work clock configuration information from clock node to described;Wherein, described from the clock corresponding verification time is institute The difference from the corresponding signal feedback time of clock node and signal transmission time is stated, it is described from the corresponding signal feedback of clock node Time represents that, from the time at the 5th moment to the 6th moment, the 5th moment represents that the master clock node sends the synchronization At the time of clock signal, at the time of the 6th moment represents that the master clock node receives the feedback clock signal;It is described Verification condition is:It is each described from the corresponding verification time all same of clock node or, each described corresponding from clock node The difference of verification time is no more than default threshold value.
  11. 11. according to the method described in claim 8, it is characterized in that, there is different ground from clock node described in each Location information, it is described to be identified from the corresponding information of clock node using described from the address information of clock node.
  12. 12. according to the method described in claim 8, it is characterized in that, lead to described in each from clock node using different Letter link communicates with the master clock node, described to be used from the corresponding information of clock node using described from clock node Communication link be identified.
  13. 13. a kind of device of clock correction, which is characterized in that master clock node is configured at, including:
    Measuring unit, for measuring signal in the master clock node and from transmitting elapsed time between clock node;
    First determination unit, it is described from the corresponding signal transmission time of clock node for determining;
    Second determination unit, it is described from the clock node corresponding delay process time for determining so that it is each it is described from when The sum of clock node corresponding delay process time and signal transmission time all same;
    First transmitting element, for it is described send from clock node it is described from the clock node corresponding delay process time;
    Second transmitting element, for sending work clock configuration information from clock node to described, the work clock sets letter It ceases and work clock is set from the clock node corresponding delay process time from clock node according to described described in being used to indicate, it is described The time from the first moment to the second moment is used to indicate from the clock corresponding delay process time, first moment represents institute State from clock node receive the work clock configuration information at the time of, second moment represents described and is opened from clock node At the time of the work clock timing.
  14. 14. a kind of device of clock correction, which is characterized in that it is configured at from clock node, including:
    First receiving unit, for receiving described in the transmission of master clock node from clock node corresponding delay process time, institute It is that the master clock node is passed according to described from the corresponding signal of clock node to state from the clock node corresponding delay process time The defeated time and it is definite, described from the corresponding signal transmission time of clock node is that the master clock node is existed by measuring signal The master clock node and from transmitting elapsed time between clock node and definite, wherein, it is each described from clock section The sum of point corresponding delay process time and signal transmission time all same;
    Second receiving unit is set for receiving described in the master clock node transmission from the corresponding work clock of clock node Information;
    Setting unit, under the instruction of the work clock configuration information, according to described from the corresponding delay of clock node Processing time sets work clock, described to be used to indicate from the first moment to the second moment from the clock corresponding delay process time Time, first moment represent it is described from clock node receive the work clock configuration information at the time of, described second At the time of moment represents the unlatching work clock timing from clock node.
  15. 15. a kind of system of clock correction, which is characterized in that including master clock node and from clock node, the master clock section Point is configured with device as claimed in claim 13, described to be configured with device as claimed in claim 14 from clock node.
CN201611061695.XA 2016-11-25 2016-11-25 A kind of methods, devices and systems of clock correction Active CN108111244B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611061695.XA CN108111244B (en) 2016-11-25 2016-11-25 A kind of methods, devices and systems of clock correction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201611061695.XA CN108111244B (en) 2016-11-25 2016-11-25 A kind of methods, devices and systems of clock correction

Publications (2)

Publication Number Publication Date
CN108111244A true CN108111244A (en) 2018-06-01
CN108111244B CN108111244B (en) 2019-08-13

Family

ID=62204507

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611061695.XA Active CN108111244B (en) 2016-11-25 2016-11-25 A kind of methods, devices and systems of clock correction

Country Status (1)

Country Link
CN (1) CN108111244B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111338246A (en) * 2020-03-02 2020-06-26 上海电气集团股份有限公司 High-precision time synchronization control system of wind power converter
CN112906338A (en) * 2021-03-30 2021-06-04 天津飞腾信息技术有限公司 Method, system, medium, and program for clock design of physical partition structure
CN114489237A (en) * 2021-12-24 2022-05-13 北京万集科技股份有限公司 Time synchronization method, control system, and computer-readable storage medium
CN116506096A (en) * 2023-06-26 2023-07-28 北京象帝先计算技术有限公司 Clock synchronization method, system, component and equipment

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1667997A (en) * 2004-03-10 2005-09-14 朗迅科技公司 Method and system for the clock synchronization of network terminals
US7426220B2 (en) * 2002-01-09 2008-09-16 L-3 Communications Corporation Method and apparatus for aligning the clock signals of transceivers in a multiple access communication system utilizing programmable, multi-tap phase-locked loops
CN101499870A (en) * 2008-02-03 2009-08-05 中兴通讯股份有限公司 Method and apparatus for multimedia broadcast multicast service data synchronization between RNCs
CN103188064A (en) * 2011-12-28 2013-07-03 中兴通讯股份有限公司 Clock synchronization method and clock synchronization device
CN104125030A (en) * 2013-04-29 2014-10-29 西门子公司 Method for time synchronization in a communications network

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7426220B2 (en) * 2002-01-09 2008-09-16 L-3 Communications Corporation Method and apparatus for aligning the clock signals of transceivers in a multiple access communication system utilizing programmable, multi-tap phase-locked loops
CN1667997A (en) * 2004-03-10 2005-09-14 朗迅科技公司 Method and system for the clock synchronization of network terminals
CN101499870A (en) * 2008-02-03 2009-08-05 中兴通讯股份有限公司 Method and apparatus for multimedia broadcast multicast service data synchronization between RNCs
CN103188064A (en) * 2011-12-28 2013-07-03 中兴通讯股份有限公司 Clock synchronization method and clock synchronization device
CN104125030A (en) * 2013-04-29 2014-10-29 西门子公司 Method for time synchronization in a communications network

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111338246A (en) * 2020-03-02 2020-06-26 上海电气集团股份有限公司 High-precision time synchronization control system of wind power converter
CN111338246B (en) * 2020-03-02 2021-04-13 上海电气集团股份有限公司 High-precision time synchronization control system of wind power converter
CN112906338A (en) * 2021-03-30 2021-06-04 天津飞腾信息技术有限公司 Method, system, medium, and program for clock design of physical partition structure
CN114489237A (en) * 2021-12-24 2022-05-13 北京万集科技股份有限公司 Time synchronization method, control system, and computer-readable storage medium
CN116506096A (en) * 2023-06-26 2023-07-28 北京象帝先计算技术有限公司 Clock synchronization method, system, component and equipment
CN116506096B (en) * 2023-06-26 2023-10-20 北京象帝先计算技术有限公司 Clock synchronization method, system, component and equipment

Also Published As

Publication number Publication date
CN108111244B (en) 2019-08-13

Similar Documents

Publication Publication Date Title
CN108111244B (en) A kind of methods, devices and systems of clock correction
DE60311266T2 (en) CLOCK SYNCHRONIZATION METHOD FOR ERROR-TOLERANT ETHERNET NETWORKS
CN108322280B (en) A kind of distributed computer network (DCN) clock synchronizing relay compensation method
DE102020115568A1 (en) Techniques for determining time stamp inaccuracies in a transmitter / receiver
US10104148B2 (en) Nanosecond accuracy under precision time protocol for ethernet by using high accuracy timestamp assist device
CN103840877B (en) The time synchronism apparatus and method of automatic detection optical fiber asymmetric
DE102018109689A1 (en) Methods, systems, and computer-readable media for testing time-sensitive network (TSN) elements.
CN106059701A (en) Device for testing clock synchronization correction value of time-triggered Ethernet by capturing protocol control frame
US9246615B2 (en) Delay measurement in a point to multipoint system
CN101098219A (en) Correcting time synchronisation inaccuracy caused by asymmetric delay on a communication link
CN101675614A (en) Method for synchronizing a clock of a network component with a clock of further network component and network component therefor
DE102007045083A1 (en) Enhance IEEE 1588 synchronization using an out-of-band communication path
US11424902B2 (en) System and method for synchronizing nodes in a network device
DE102019104384A1 (en) Create a timestamp
CN106301654A (en) A kind of time signal method of sampling of Time Triggered Ethernet
CN106301996A (en) The method and device that a kind of PTP message is tested automatically
Varela Timing and Synchronization in the LHC Experiments
CN109104312A (en) A kind of configurable AFDX bus data frame latency device and AFDX data frame time-delay method
Yeom et al. ENDE: An end-to-end network delay emulator tool for multimedia protocol development
CN108011778A (en) A kind of method and device for obtaining message transmissions time delay
CN106549822A (en) The method of the response time of testing time sync message, device and test equipment
CN107872360A (en) A kind of method for the unidirectional path delay being used to calculate between clock module
CN106936664A (en) Software defined network path performance test apparatus and method
Gaisbauer et al. Unified communication framework
CN104678942A (en) Novel full-digital measurement and control method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20220328

Address after: 110179 No. 177-1 Innovation Road, Hunnan District, Shenyang City, Liaoning Province

Patentee after: Shenyang Neusoft Medical Systems Co.,Ltd.

Address before: Room 117 and 119, 1000 Ziyue Road, Minhang District, Shanghai, 200241

Patentee before: Shanghai Neusoft Medical Technology Co.,Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230426

Address after: Room 308, No. 177-2 Chuangxin Road, Hunnan District, Shenyang City, Liaoning Province, 110167

Patentee after: Shenyang Zhihe Medical Technology Co.,Ltd.

Address before: 110179 No. 177-1 Innovation Road, Hunnan District, Shenyang City, Liaoning Province

Patentee before: Shenyang Neusoft Medical Systems Co.,Ltd.

TR01 Transfer of patent right