Nothing Special   »   [go: up one dir, main page]

CN105895579B - A kind of processing method of the TSV disks based on SOI substrate - Google Patents

A kind of processing method of the TSV disks based on SOI substrate Download PDF

Info

Publication number
CN105895579B
CN105895579B CN201610404060.9A CN201610404060A CN105895579B CN 105895579 B CN105895579 B CN 105895579B CN 201610404060 A CN201610404060 A CN 201610404060A CN 105895579 B CN105895579 B CN 105895579B
Authority
CN
China
Prior art keywords
tsv
disks
soi
layer
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610404060.9A
Other languages
Chinese (zh)
Other versions
CN105895579A (en
Inventor
孙其梁
陈巧
王伟
丁金玲
谢会开
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuxi Weiwen Semiconductor Technology Co ltd
Original Assignee
WUXI WIO TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by WUXI WIO TECHNOLOGY Co Ltd filed Critical WUXI WIO TECHNOLOGY Co Ltd
Priority to CN201610404060.9A priority Critical patent/CN105895579B/en
Publication of CN105895579A publication Critical patent/CN105895579A/en
Application granted granted Critical
Publication of CN105895579B publication Critical patent/CN105895579B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/10Applying interconnections to be used for carrying current between separate components within a device
    • H01L2221/1068Formation and after-treatment of conductors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The invention discloses a kind of processing method of the TSV disks based on SOI substrate, this method comprises the following steps:Select bottom silicon layer thickness to be more than or equal to the SOI disks of TSV wafer thickness, and the bottom silicon layer thickness of SOI disks is reduced into TSV wafer thickness;At SOI disks bottom, silicon surface makes required TSV blind hole figures by lithography;And go out TSV blind holes to the oxygen buried regions of SOI disks along the TSV blind hole pattern etchings made by lithography and stop;At SOI disks bottom, deposition insulating layer, barrier layer and Seed Layer, surface and the inwall plating layer of metal copper of TSV blind holes, formation TSV after deposition interconnect silicon surface successively;Remove SOI disks top silicon layer;Remaining oxygen buried regions photomask surface goes out TSV through hole figure after top silicon layer is eliminated, and goes out TSV through hole along TSV through hole pattern etching;In oxygen buried regions surface deposition or plating layer of conductive material, graphical and etching forms electrical wiring.The inventive method solves the problems, such as that the height of the copper pillar that blind hole etching depth inhomogeneities is brought is uneven, ensure that TSV copper column in one plane.

Description

A kind of processing method of the TSV disks based on SOI substrate
Technical field
The present invention relates to a kind of processing method of the TSV disks based on SOI substrate, belong to field of micro electromechanical technology.
Background technology
The method of existing processing TSV disks is to use common silicon chip erosion blind hole, so blind hole generally existing depth is uneven The problem of even property, need to do planarization process to the copper post of different height during so as to cause thinning back side.Such as patent document:One Kind of TSV appears at the back side technique(201310159364.X).
For another example, the TSV processes based on SOI substrate high reliability(201310541039.X), it is that a kind of SOI that is based on is served as a contrast The processing method of the TSV disks at bottom, the process solve the technical problem of lateral wall insulation using oxygen buried regions as stop-layer (See specification [0023] eighth row), but the problem of equally exist blind hole etching depth inhomogeneities, see specification [0031] (5)" diametrically W2 windows continue to etch bottom silicon step, until via depth stops after reaching requirement, then remove photomask surface Glue, TSV through holes are cleaned ".
The content of the invention
The technical problems to be solved by the invention are:A kind of processing method of the TSV disks based on SOI substrate is provided, profit TSV disks are processed by the use of the oxygen buried regions of SOI pieces as self-stopping technology layer, solve the copper post that blind hole etching depth inhomogeneities is brought The problem of highly non-uniform, it ensure that TSV copper column in one plane.
The present invention uses following technical scheme to solve above-mentioned technical problem:
A kind of processing method of the TSV disks based on SOI substrate, comprises the following steps:
Step 1, bottom silicon layer thickness is selected to be more than or equal to the SOI disks of TSV wafer thickness, and by the bottom silicon layer of SOI disks Thickness reduces to TSV wafer thickness;
Step 2, required TSV blind hole figures are made by lithography in the bottom silicon surface of SOI disks;
Step 3, the TSV blind hole pattern etchings made by lithography in the bottom silicon surface of SOI disks along step 2 go out TSV blind holes extremely The oxygen buried regions of SOI disks stops;
Step 4, in bottom silicon surface deposition insulating layer, barrier layer and the Seed Layer successively of SOI disks, table after deposition The inwall of face and TSV blind holes electroplates layer of metal copper, forms TSV interconnection;
Step 5, the top silicon layer of SOI disks is removed;
Step 6, remaining oxygen buried regions photomask surface goes out TSV through hole figure after top silicon layer is eliminated, and along TSV through hole figure Shape etches TSV through hole to step 4 metal copper layer and stopped, and the aperture of TSV through hole is less than the aperture of TSV blind holes;
Step 7, electrical wiring is formed in oxygen buried regions surface deposition or plating layer of conductive material, graphical and etching, so as to Complete the processing of TSV disks.
As a preferred embodiment of the present invention, the bottom silicon layer thickness of SOI disks is reduced into TSV disks thickness described in step 1 The method of degree is thinned and polishing method.
As a preferred embodiment of the present invention, the technique that TSV blind holes are etched described in step 3 is etch of deep silicon trenches work Skill.
As a preferred embodiment of the present invention, the method that the top silicon layer of SOI disks is removed described in step 5 is to pass through wet method TMAH or KOH silicon etch solutions remove.
As a preferred embodiment of the present invention, the method that the top silicon layer of SOI disks is removed described in step 5 is dry method DRIE。
As a preferred embodiment of the present invention, the mode that TSV through hole is etched described in step 6 is wet method BOE or dry Method ICP modes.
As a preferred embodiment of the present invention, conductive material described in step 7 is metallic copper, aluminium, titanium or gold.
The present invention compared with prior art, has following technique effect using above technical scheme:
The processing method of the TSV disks based on SOI substrate of the invention, by the use of the oxygen buried regions of SOI pieces as self-stopping technology layer come The method for processing TSV disks, solves the problems, such as that the height of the copper pillar that blind hole etching depth inhomogeneities is brought is uneven, ensure that TSV copper column is in one plane.
Brief description of the drawings
Fig. 1 is the product structure figure of SOI disks in process steps 1 of the present invention.
Fig. 2 is that TSV blind hole surfacial pattern figures are lithographically formed in process steps 2 of the present invention.
Fig. 3 is that TSV blind hole shape appearance figures are etched in process steps 3 of the present invention.
Fig. 4 is that shape appearance figure after TSV interconnection is completed in process steps 4 of the present invention.
Fig. 5 is that shape appearance figure after the silicon layer of top is removed in process steps 5 of the present invention.
Fig. 6 is that oxygen buried regions processes TSV through hole shape appearance figure in process steps 6 of the present invention.
Fig. 7 is that shape appearance figure after TSV electrical wirings is completed in process steps 7 of the present invention.
Wherein, 3 be TSV blind holes, and 1-1 is the bottom silicon layer of SOI disks, and 1-2 is the oxygen buried regions of SOI disks, and 1-3 justifies for SOI The top silicon layer of piece, 2-1 interconnect for TSV, and 2-2 is TSV through hole, and 2-3 is TSV electrical wirings.
Embodiment
Embodiments of the present invention are described below in detail, the example of the embodiment is shown in the drawings, wherein from beginning Same or similar element is represented to same or similar label eventually or there is the element of same or like function.Below by ginseng The embodiment for examining accompanying drawing description is exemplary, is only used for explaining the present invention, and is not construed as limiting the claims.
The processing method of TSV disks of the invention based on SOI substrate, including following steps:
1st, because the top silicon thickness of SOI disks is typically small, do not reach TSV thickness, therefore select bottom silicon layer 1-1 thickness not small In the SOI disks of TSV thickness, as shown in Figure 1.
2nd, using thinned and polishing method, the bottom silicon layer thickness of SOI disks is reduced to TSV thickness.
3rd, the figure of TSV blind holes 3 is made by lithography in the bottom silicon surface of SOI disks, as shown in Figure 2.
4th, by etch of deep silicon trenches techniques, TSV blind holes 3 are etched and are stopped to oxygen buried regions 1-2, and remove surface photoresistance or Hardmask, as shown in Figure 3.
5th, deposition insulating layer, barrier layer and Seed Layer are distinguished in SOI disks back side 1-1.
6th, to the SOI disks back side, by plating mode, by the inwall of TSV blind holes 3 and electroplating surface last layer metallic copper, shape 2-1 is interconnected into TSV, as shown in Figure 4.
7th, one layer of wiring layer again can at least be processed for structure shown in Fig. 3, surface copper(RDL).
8th, by silicon etch solutions such as wet method TMAH or KOH, SOI disks top silicon layer 1-3 is removed, as shown in Figure 5.
9th, above-mentioned top silicon layer 1-3 removal steps, the modes such as dry method DRIE can also be used to remove.
10th, go out TSV through hole figure in oxygen buried regions 1-2 photomask surfaces, and pass through wet method BOE or dry method ICP modes, etching Go out TSV through hole 2-2, its TSV through hole 2-2 apertures are less than TSV blind holes 3, as shown in Figure 6.
11st, on oxygen buried regions 1-2 surfaces by building or evaporation mode, layer of metal copper is deposited, it is graphical and etch shape Into electrical wiring 2-3, so as to complete the processing of TSV disks, as shown in Figure 7.
12nd, above-mentioned depositing step can also be completed using plating mode.
13rd, above-mentioned steps deposit metal can also be other metals, such as aluminium Ai, titanium Ti, golden Au.
14th, one layer of wiring layer again can at least be processed for structure shown in Fig. 6, oxygen buried regions 1-2 surfaces copper(RDL).
The technological thought of above example only to illustrate the invention, it is impossible to protection scope of the present invention is limited with this, it is every According to technological thought proposed by the present invention, any change done on the basis of technical scheme, the scope of the present invention is each fallen within Within.

Claims (7)

1. a kind of processing method of the TSV disks based on SOI substrate, it is characterised in that comprise the following steps:
Step 1, bottom silicon layer thickness is selected to be more than or equal to the SOI disks of TSV wafer thickness, and by the bottom silicon layer thickness of SOI disks Reduce to TSV wafer thickness;
Step 2, required TSV blind hole figures are made by lithography in the bottom silicon surface of SOI disks;
Step 3, the TSV blind hole pattern etchings made by lithography in the bottom silicon surface of SOI disks along step 2 go out TSV blind holes to SOI circles The oxygen buried regions of piece stops;
Step 4, in bottom silicon surface deposition insulating layer, barrier layer and the Seed Layer successively of SOI disks, surface after deposition and The inwall plating layer of metal copper of TSV blind holes, forms TSV interconnection;
Step 5, the top silicon layer of SOI disks is removed;
Step 6, remaining oxygen buried regions photomask surface goes out TSV through hole figure after top silicon layer is eliminated, and is carved along TSV through hole figure Lose TSV through hole to step 4 metal copper layer to stop, and the aperture of TSV through hole is less than the aperture of TSV blind holes;
Step 7, in oxygen buried regions surface deposition or plating layer of conductive material, graphical and etching forms electrical wiring, so as to complete The processing of TSV disks.
2. the processing method of the TSV disks based on SOI substrate according to claim 1, it is characterised in that will described in step 1 The method that the bottom silicon layer thickness of SOI disks reduces to TSV wafer thickness is thinned and polishing method.
3. the processing method of the TSV disks based on SOI substrate according to claim 1, it is characterised in that quarter described in step 3 The technique for losing TSV blind holes is etch of deep silicon trenches technique.
4. the processing method of the TSV disks based on SOI substrate according to claim 1, it is characterised in that gone described in step 5 Except the method for the top silicon layer of SOI disks is to be removed by wet method TMAH or KOH silicon etch solution.
5. the processing method of the TSV disks based on SOI substrate according to claim 1, it is characterised in that gone described in step 5 Except the method for the top silicon layer of SOI disks is dry method DRIE.
6. the processing method of the TSV disks based on SOI substrate according to claim 1, it is characterised in that quarter described in step 6 The mode for losing TSV through hole is wet method BOE or dry method ICP modes.
7. the processing method of the TSV disks based on SOI substrate according to claim 1, it is characterised in that led described in step 7 Electric material is metallic copper, aluminium, titanium or gold.
CN201610404060.9A 2016-06-08 2016-06-08 A kind of processing method of the TSV disks based on SOI substrate Active CN105895579B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610404060.9A CN105895579B (en) 2016-06-08 2016-06-08 A kind of processing method of the TSV disks based on SOI substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610404060.9A CN105895579B (en) 2016-06-08 2016-06-08 A kind of processing method of the TSV disks based on SOI substrate

Publications (2)

Publication Number Publication Date
CN105895579A CN105895579A (en) 2016-08-24
CN105895579B true CN105895579B (en) 2017-12-05

Family

ID=56711462

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610404060.9A Active CN105895579B (en) 2016-06-08 2016-06-08 A kind of processing method of the TSV disks based on SOI substrate

Country Status (1)

Country Link
CN (1) CN105895579B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106335871A (en) * 2016-08-30 2017-01-18 北京遥测技术研究所 Manufacturing method of silicon-based MEMS micro nano through hole structure
CN109686707B (en) * 2019-01-28 2024-06-14 苏州锐杰微科技集团有限公司 Manufacturing method of high-heat-dissipation silicon-based packaging substrate and high-heat-dissipation packaging structure
CN110767604B (en) * 2019-10-31 2022-03-18 厦门市三安集成电路有限公司 Compound semiconductor device and back copper processing method of compound semiconductor device
CN111341668A (en) * 2020-02-29 2020-06-26 浙江集迈科微电子有限公司 Method for embedding radio frequency chip in silicon cavity

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101540295A (en) * 2009-04-21 2009-09-23 北京大学 Preparation method of insulation layer of TSV through hole

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01264256A (en) * 1988-04-15 1989-10-20 Agency Of Ind Science & Technol Semiconductor device
JP4224434B2 (en) * 2004-06-30 2009-02-12 パナソニック株式会社 Semiconductor device and manufacturing method thereof
US8587131B1 (en) * 2012-06-07 2013-11-19 Nanya Technology Corp. Through-silicon via and fabrication method thereof
CN102723306B (en) * 2012-06-28 2014-10-08 中国科学院上海微系统与信息技术研究所 Microwave multi-chip packaging structure using silicon through hole and manufacture method thereof
KR20140011137A (en) * 2012-07-17 2014-01-28 삼성전자주식회사 Integrated circuit device having through silicon via structure and method of manufacturing the same
CN105336669B (en) * 2014-07-11 2018-11-16 中芯国际集成电路制造(上海)有限公司 A method of making semiconductor devices
US20160093530A1 (en) * 2014-09-29 2016-03-31 Innovative Micro Technology Method for forming through substrate vias
US9324613B2 (en) * 2014-09-29 2016-04-26 Innovative Micro Technology Method for forming through substrate vias with tethers
CN105390475A (en) * 2015-10-20 2016-03-09 北京大学 Capacitor integration structure inside substrate, and manufacturing method thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101540295A (en) * 2009-04-21 2009-09-23 北京大学 Preparation method of insulation layer of TSV through hole

Also Published As

Publication number Publication date
CN105895579A (en) 2016-08-24

Similar Documents

Publication Publication Date Title
CN105895579B (en) A kind of processing method of the TSV disks based on SOI substrate
JP4919087B2 (en) Method for forming an interconnect in a via and a microelectronic workpiece including the interconnect
Nguyen et al. Through-wafer copper electroplating for three-dimensional interconnects
US7262134B2 (en) Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US9123703B2 (en) Systems and methods for producing flat surfaces in interconnect structures
CN101179037A (en) High, depth and width three-dimensional uprightness interconnect and realization method of three-dimensional integrate circuit
TW200921782A (en) Small area, robust silicon via structure and process
EP2466634A1 (en) Integration of shallow trench isolation and through-substrate vias into integrated circuit designs
KR20100047251A (en) Low resistance through-wafer via
CN103681390A (en) TSV (Through Silicon Via) technology based preparation method for wafer level silicon substrate
CN108063097A (en) A kind of three layers of integrated chip method
CN103887231A (en) Self-alignment technology for leak holes and dielectric layer on back of TSV and TSV
CN111968953A (en) Through silicon via structure and preparation method thereof
CN113292038B (en) MEMS (micro-electromechanical systems) reinforced mass block inertial device and preparation method thereof
EP2819162B1 (en) Method for producing contact areas on a semiconductor substrate
CN101553914B (en) Method of manufacturing openings in a substrate, a via in a substrate, and a semiconductor device comprising such a via
KR100705007B1 (en) Micro sensor and method of manufacturing the same
CN102496598B (en) A kind of method removing barrier layer residue in copper interconnection
CN103066093A (en) Image sensor manufacturing method through adoption of deep groove isolation and image sensor structure
CN105140174A (en) TSV side wall flattening method
CN206992079U (en) IC chip
CN112635396A (en) Method for forming metal cobalt interconnection layer and tungsten metal contact hole layer
JPS63175442A (en) Manufacture of multilayer interconnection type integrated circuit
WO2011089677A1 (en) Manufacturing method for semiconductor device
US20240124298A1 (en) Semiconductor Devices and Methods of Manufacture

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20221216

Address after: B2-305, No. 200, Linghu Avenue, Xinwu District, Wuxi City, Jiangsu Province, 214000

Patentee after: Wuxi Weiwen Semiconductor Technology Co.,Ltd.

Address before: 214035 3rd Floor, Building C2, China Sensor Network International Innovation Park, No. 200, Linghu Avenue, New District, Wuxi City, Jiangsu Province

Patentee before: WUXI WIO TECHNOLOGY Co.,Ltd.

TR01 Transfer of patent right