CN105741879B - A kind of simulation intelligent electric energy meter memory test plate system and its test method - Google Patents
A kind of simulation intelligent electric energy meter memory test plate system and its test method Download PDFInfo
- Publication number
- CN105741879B CN105741879B CN201410773119.2A CN201410773119A CN105741879B CN 105741879 B CN105741879 B CN 105741879B CN 201410773119 A CN201410773119 A CN 201410773119A CN 105741879 B CN105741879 B CN 105741879B
- Authority
- CN
- China
- Prior art keywords
- memory
- analog
- board
- interface
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 title claims abstract description 131
- 238000012360 testing method Methods 0.000 title claims abstract description 93
- 238000004088 simulation Methods 0.000 title claims abstract description 41
- 238000010998 test method Methods 0.000 title abstract description 8
- 238000001514 detection method Methods 0.000 claims abstract description 17
- 238000004891 communication Methods 0.000 claims abstract description 14
- 238000000034 method Methods 0.000 claims abstract description 7
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 4
- 238000003786 synthesis reaction Methods 0.000 claims abstract description 4
- 238000012544 monitoring process Methods 0.000 claims description 17
- 238000012986 modification Methods 0.000 claims description 9
- 230000004048 modification Effects 0.000 claims description 9
- 238000013461 design Methods 0.000 claims description 6
- 230000006870 function Effects 0.000 abstract description 13
- 230000002452 interceptive effect Effects 0.000 abstract description 4
- 230000005611 electricity Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 238000010276 construction Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004134 energy conservation Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000012163 sequencing technique Methods 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The present invention relates to a kind of analog memory test board system and its test method based on intelligent electric meter software reliability test platform.The system includes detection computer, analog memory test board, unit under test, interface A and interface C；The detection computer carries out information exchange by interface A and analog memory test board；The unit under test carries out information exchange by interface C and analog memory test board.This method includes that the communication protocol between the analog storage chip read-write operation and ARM chip and memory analog board FPGA for analyzing memory analog board FPGA runs five steps of program after synthesis on analog memory test board.Analog memory test board provided by the invention is combined with ARM and FPGA, with the function of FPGA hardware logic simulation actual storage chip, solves the problem of ARM and storage chip module information interactive speed is slower can not simulate state needed for failure etc. is tested.
Description
Technical field
The present invention relates to a kind of test board and its test methods, in particular to a kind of to be based on intelligent electric meter software reliability
Test platform simulates intelligent electric energy meter memory test plate system and its test method.
Background technique
Intelligent electric meter is the intelligent terminal of smart grid, it is not traditional electric energy meter, and intelligent electric meter removes
Have other than the function of measuring of traditional electric energy meter basic electricity consumption, in order to adapt to also having using it for smart grid and new energy
Have power information storage, two-way a variety of rate function of measuring, user terminal control function, plurality of data transmission modes bi-directional data
The intelligentized function such as communication function, anti-stealing electricity function, intelligent electric meter represent following energy-conserving intelligent power grid end user's intelligence
The developing direction of terminal can be changed.With increasingly developed, demand of the countries in the world for intelligent user terminal of smart grid
Increasingly increase, according to statistics, in the five-year, construction with smart grid in countries in the world, number of the intelligent electric meter in whole world installation
Amount will be up to 200,000,000.Equally, the intelligent electric meter in China, with the progress of the strong smart grid construction of country, as user terminal
Demand can also increase by a wide margin, it is conservative, it is expected that market will have 1.7 hundred million or so demands.U.S. government is upgrading
In the appropriation of national power grid, some will be caused in future to 13% American family (18,000,000 family family) for 3 years
Intelligent electric meter can be loaded onto.In Europe, Italian and Sweden has completed the deployment of advanced measurement basis facility, by all common electricity
Table is changed to intelligent electric meter.France, Spain, Germany and Britain are estimated to complete also to complete intelligent electric meter in coming 10 years
It popularizes in an all-round way and applies.
Traditional intelligent electric meter is to be paid dues to supplement intellective IC card with money and input in ammeter by user, and ammeter could power, table
Middle electricity automatically switches off after being finished, and novel intelligent electric meter realizes network power purchase at present with perfection, just as prepaid mobile phone recharging one
Sample is simple.The background of intelligent electric meter industry be perhaps investor when thinking deeply this problem firstly the need of assurance: with China
After proposing building national smart grid concept, directly matched intelligent electric meter starts to become focus of attention therewith.Intelligence electricity
Energy table is a kind of electric energy meter, and relatively previous common electric energy meter, in addition to having basic function of measuring, intelligent electric energy meter is
Electronic power meter has high reliability, high safety grade and big storage with hardware clock and complete communication interface
The features such as capacity, complies fully with the requirement of Chinese future development " energy conservation and environmental protection ".
As more and more intelligent electric meters are put into the operation of scene, intelligent electric meter reliability of operation is most important,
Therefore it needs to detect intelligent electric meter before to ensure its reliability of operation.
Demand for intelligent electric meter software reliability test scheme to storage chip module, upper computer software needs pass through
ARM carries out relevant operations, the actual storage chip such as information configuration and failure write-in to storage chip module and is difficult to realize this
A little operations；And during the test, ARM will simultaneously interact host computer test software and tested ammeter storage chip
Operation, wherein the information exchange speed of the relatively entire test platform of the software processing speed run is too slow, it is possible to cause to test
As a result there is the problems such as deviation, therefore, it is necessary to use other modes simulation intelligent electric energy meter storage chip module practical to replace
Storage chip.
Summary of the invention
In view of the deficiencies of the prior art, it is flat based on intelligent electric meter software reliability test that the object of the present invention is to provide one kind
Platform analog memory test board system and its test method, analog memory test board of the present invention are combined with ARM and FPGA, with
The function of FPGA hardware logic simulation actual storage chip, solves ARM and storage chip module information interactive speed is slower, can not
The problem of state needed for simulation failure etc. is tested.
The purpose of the present invention is adopt the following technical solutions realization:
The present invention provides a kind of simulation intelligent electric energy meter memory test plate system, it is improved in that the test
Plate system is based on intelligent electric meter software reliability test platform, including detection computer 1, analog memory test board 2, quilt
Survey unit 3, interface A 4 and interface C 6；The detection computer 1 carries out letter by interface A 4 and analog memory test board 2
Breath interaction；The unit under test 3 carries out information exchange by interface C 6 and analog memory test board 2.
Further, the analog memory test board 2 includes the memory simulation that information exchange is carried out by interface B 5
Monitor board ARM7 and memory analog board FPGA8；
The memory analog board FPGA8 include i2c bus kernel 9, arbitration selecting module 10, three bus modules 11,
SRAM storage control module 12, sram chip 13, modification memory content module 14, read operation instruction module 15 and register
Module 16；The arbitration selecting module 10 carries out information exchange with i2c bus kernel 9；The I2C bus kernel 9, three bus moulds
Block 11, SRAM storage control module 12 and sram chip 13 successively carry out information exchange；The modification memory content module 14
It is connect respectively with SRAM storage control module 12 and register module 16；The read operation instruction module 15 respectively with SRAM core
Piece 13 and register module 16 connect；The SRAM storage control module 12 and register module 16 carry out information exchange.
Further, during testing progress, memory simulation monitoring plate ARM7 receives detection by interface A4 and calculates
The instruction that machine 1 is sent, while information exchange is carried out by interface B5 and memory analog board FPGA8, it completes detection computer 1 and wants
The operation asked；Unit under test 3 carries out information exchange by interface C6 and memory analog board FPGA8, simulates ammeter to EEPROM
Read-write operation；The memory simulation monitoring plate ARM7 is ARM chip；
The i2c bus kernel 9 meets EEPROM communication protocol.
Further, the interface A4 is the interface detected between computer 1 and analog memory test board 2, use with
Too network interface, analog memory test board 2 are used as server-side；The interface C6 is analog memory test board 2 and unit under test 3
Between interface, meet i2c bus protocol.
Further, analog memory test board utilizes 13 mould of memory analog board FPGA8 hardware logic and sram chip
Intend unit under test 3 to the read-write operation of the storage chip of intelligent electric energy meter, by ARM chip with memory analog board FPGA8's
Information exchange carries out special operation: the different intelligent ammeter according to used in test, the simulation to memory analog board FPGA8
Storage chip information is configured, configuration information include device address, amount of memory, memory capacity, whether paging and page
Size；Read the operational order and record mode of operation of storage chip module；The failure of simulation intelligent electric energy meter storage chip is write
Enter operation, meets the needs of intelligent electric meter software reliability test detection of platform out of memory.
Further, the special operation includes: the instruction that ARM chip receives host computer transmission by Ethernet, to read
It writes timing and memory analog board FPGA8 carries out information exchange, send an instruction to the deposit of memory analog board FPGA8 simulation
In device, according still further to memory analog board FPGA8 internal logic parse content of registers, realize memory chip information configuration,
Read operation instruction and failure write operation.
The present invention also provides a kind of test method for simulating intelligent electric energy meter memory test plate system, improvements exist
In the method includes the following steps:
Step 1: the analog storage chip read-write operation and ARM chip and memory mould of analysis memory analog board FPGA
Communication protocol between quasi- plate FPGA；
Step 2: being read and write between data and ARM chip and intelligent electric energy meter storage chip according to memory analog board FPGA
Communication protocol, design meet the sequential logic of agreement；
Step 3: according to the sequential logic of design, being based on Quartus ii software, realize storage chip using VHDL language
The hardware logic that the storage chip of kernel and intelligent electric energy meter and ARM chip interact；
Step 4: according to the demand of intelligent electric meter software reliability test platform, designing intelligent electric energy meter storage chip kernel
The hardware logic of periphery distributes pin, and integrates to the program that VHDL language is write；
Step 5: running the program after synthesis on analog memory test board, intelligent electric meter is tested, and to mould
The storage chip of quasi- intelligent electric energy meter is verified.
Compared with the immediate prior art, the excellent effect of the present invention is that:
Analog memory test board of the present invention is combined with ARM and FPGA, with FPGA hardware logic simulation actual storage core
The function of piece, solves ARM and storage chip module information interactive speed is slower, can not simulate asking for state needed for failure etc. is tested
Topic, specifically:
1) present invention can solve ARM to host computer test software and tested ammeter storage chip while interact operation
When, the software speed of service is slower, the problem of may cause test errors；
2) present invention can be directed to different ammeter types, believe storage chip type, storage chip quantity, memory capacity etc.
Breath is configured；
3) testing requirement of the invention that intelligent electric meter software reliability test platform can be directed to, the instruction of execution read operation,
The operations such as storage failure write-in.
Detailed description of the invention
Fig. 1 is the system construction drawing for the analog memory test board that ARM and FPGA provided by the invention are combined；
Wherein: 1- detects computer, and 2- analog memory test board, 3- unit under test, 4- interface A, 5- interface B, 6- connect
Mouthful C, 7- memory simulation monitoring plate ARM, 8- memory analog board FPGA, 9- meet in the i2c bus of EEPROM communication protocol
Core, 10- arbitrate selecting module, and tri- bus module of 11-, 12-SRAM storage control module, 13-SRAM, 14- are modified in memory
Molar block, 15- read operation instruction module, 16- register module.
Specific embodiment
Specific embodiments of the present invention will be described in further detail with reference to the accompanying drawing.
The present invention provides a kind of analog memory test board system, and structure chart is as shown in Figure 1, include that 1- detection calculates
Machine, 2- analog memory test board, 3- unit under test, 4- interface A, 5- interface B, 6- interface C.Analog memory test board includes
7- memory simulation monitoring plate ARM and 8- memory analog board FPGA；Interface A 4 be detection computer and memory analog board it
Between interface, using Ethernet interface, memory analog board is as server-side；Interface B 5 is memory analog board internal control
Interface between MCU and peripheral hardware FPGA；Interface C 6 is the interface between memory analog board and unit under test, meets i2c bus
Agreement.During test carries out, memory simulation monitoring plate ARM 7 receives the instruction that detection computer is sent by interface A 4,
Information exchange is carried out by interface B5 and memory analog board FPGA 8 simultaneously, completes the operation that detection computer requires.It is tested
Unit 3 carries out information exchange, read-write operation of the simulation ammeter to EEPROM to memory analog board FPGA 8 by interface C 6.
It include the i2c bus kernel that 9- meets EEPROM communication protocol, 10- arbitration choosing inside analog memory test board 2
Module is selected, tri- bus module of 11-, 12-SRAM storage control module, 13-SRAM, 14- modify memory content module, 15- reading
Extract operation instruction module, 16- register module and 7-ARM, that is, memory simulation monitoring plate ARM.Its working principles are as follows:
Read-write operation of the simulation ammeter to EEPROM: pass through i2C bus kernel 9 (most analogs 8) receives ammeter MCU
Serial clock signal, serial data signal and the write-protect signal of transmission, i2C bus kernel 9 is according to i2C bus protocol will receive
Data-signal resolve to address, data and read-write control signal；It arbitrates selecting module 10 and receives i2What c bus kernel 9 was sent
Request signal carries out piece choosing, enables corresponding i2The information such as data, address, Read-write Catrol are sent to three always by c bus kernel 9
Wire module 11；The information such as the data received, address, Read-write Catrol are passed through SRAM storage control module 12 by three bus modules 11
Realize the read-write operation to SRAM13.
Read operation instruction: read operation instruction module 15 is by operational order control submodule and operational order FIFO submodule
Block two parts form, data, address in operational order control submodule reading SRMA memory control module 12.Read-write Catrol
Etc. information, and be sent to operational order FIFO submodule at a complete operational order according to certain combination of protocols.Due to
FIFO meets the sortord of first in, first out, therefore operational order can be stored in operational order FIFO by the sequencing for executing operation
Submodule.When register module 16 receives the signal of read operation instruction of memory simulation monitoring plate ARM7 transmission, i.e.,
The operational order in operational order FIFO submodule can be read, retransmit to memory simulation monitoring plate ARM7, realize and read behaviour
Make the function of instructing.
Storage failure write-in: memory simulation monitoring plate ARM7 sends modification memory content and instructs to register module
16, register module 16 presses the received instruction of protocol analysis, by data, address, writes in the modified memories of information such as control
Molar block 14 is sent to three bus modules 11, then SRAM13 is written in the data of modification by SRAM storage control module 12 and is corresponded to
Address.During executing storage failure write-in, the function that the address is written by i2c kernel need to be shielded, in order to avoid ARM7
The data cover that the data of modification are written by ammeter MCU.Meanwhile memory simulation monitoring plate ARM7 can pass through register module 16
Data, address, reading control information are sent to three bus modules 11, it is corresponding to read SRAM13 by SRAM storage control module 12
The data of address, to examine whether failure is successfully written.
Storage chip information configuration: the configuration storage chip information command that register module 16 sends ARM7 by agreement into
Row parsing, retransmits into i2c kernel 9, specific implementation is as follows: the i2c kernel 9 of enabled different number can configure storage
Number of chips；Modify beginning of the page address, can configure different page size and whether paging；Storage address digit is modified, can configure
Different memory capacity；I2c kernel 9 is write direct after being parsed by register module 16 in device address, can configure different storage cores
The device address of piece.
Analog memory test board, which removes, can use FPGA hardware logic and sram chip simulation unit under test to storage core
The read-write operation of piece module, can also by the information exchange of memory simulation monitoring plate ARM and memory analog board FPGA, into
The certain special operations of row: the difference ammeter according to used in test configures analog memory chip information, configuration information
Mainly include device address, amount of memory, memory capacity, whether paging, page size etc.；Storage chip module can be read
Operational order records mode of operation；The operation of analog memory failure of chip write-in meets test platform detection out of memory
Demand.
Certain special operations refer to: memory simulation monitoring plate ARM receives the instruction that host computer is sent by Ethernet,
Information exchange is carried out with certain read-write sequence and memory analog board FPGA, sends an instruction to memory analog board FPGA mould
In quasi- register, content of registers is parsed according still further to memory analog board FPGA internal logic, realizes the letter of memory chip
Breath configuration, read operation instruction and failure write operation.
The present invention also provides a kind of based on intelligent electric meter software reliability test platform simulation memory test plate system
Test method, comprising the following steps:
Step 1: the analog storage chip read-write operation and ARM chip and memory mould of analysis memory analog board FPGA
Communication protocol between quasi- plate FPGA；
Step 2: data and memory simulation monitoring plate ARM and storage chip mould are read and write according to memory analog board FPGA
Communication protocol between block, design meet the sequential logic of agreement；
Step 3: according to the sequential logic of design, being based on Quartus ii software, realize storage chip using VHDL language
The hardware logic that kernel and storage chip module and memory simulation monitoring plate ARM are interacted；
Step 4: according to the demand of intelligent electric meter software reliability test platform, designing the hardware of storage chip kernel periphery
Logic, e.g., the modules such as arbitration selection, read operation instruction, modification memory content, memory control.Reasonable distribution pin, and
The program program that VHDL language is write is integrated；
Step 5: running the program after synthesis on memory analog test board, electric energy meter is tested, to the program
The storage chip module of simulation is verified.
Simulation intelligent electric energy meter memory test plate system provided by the invention mainly includes analogue unit and monitoring unit,
Wherein, analogue unit mainly utilizes FPGA simulation intelligent electric energy meter and tests the information interactive process of chip, and monitoring unit utilizes
ARM is monitored and is controlled to the above process.Meet EEPROM communication in FPGA hardware logic main analog storage chip module
The i of agreement2C bus kernel, arbitrates selecting module, three bus modules, and SRAM storage control module modifies memory content mould
Block, read operation instruction module, register module.The storage chip module of FPGA simulation is except completion actual storage chip and is tested
, can also be in conjunction with ARM outside the information exchange of unit, realize some special operations: ARM receives host computer by Ethernet interface
Instruction, and carry out information exchange by certain agreement and storage chip module, realize storage chip information configuration, failure write-in and read
The functions such as extract operation instruction, to meet the specific requirements of intelligent electric meter testing scheme.
Finally it should be noted that: the above embodiments are merely illustrative of the technical scheme of the present invention and are not intended to be limiting thereof, to the greatest extent
Invention is explained in detail referring to above-described embodiment for pipe, and those of ordinary skill in the art still can be to this hair
Bright specific embodiment is modified or replaced equivalently, these without departing from spirit and scope of the invention any modification or
Equivalent replacement, within the scope of the claims of the invention pending application.
Claims (6)
1. a kind of simulation intelligent electric energy meter memory test plate system, which is characterized in that the test board system is based on intelligence
Ammeter software reliability test platform, including detect computer (1), analog memory test board (2), unit under test (3), connect
Mouth A (4) and interface C (6)；The detection computer (1) carries out information friendship by interface A (4) and analog memory test board (2)
Mutually；The unit under test (3) carries out information exchange by interface C (6) and analog memory test board (2)；
The analog memory test board (2) includes the memory simulation monitoring plate ARM that information exchange is carried out by interface B (5)
(7) and memory analog board FPGA (8)；
The memory analog board FPGA (8) includes i2C bus kernel (9), arbitration selecting module (10), three bus modules (11),
SRAM storage control module (12), sram chip (13), modification memory content module (14), read operation instruction module (15)
With register module (16)；The arbitration selecting module (10) and i2C bus kernel (9) carries out information exchange；The I2C bus
Kernel (9), three bus modules (11), SRAM storage control module (12) and sram chip (13) successively carry out information exchange；Institute
Modification memory content module (14) is stated to connect with SRAM storage control module (12) and register module (16) respectively；The reading
Extract operation instruction module (15) is connect with sram chip (13) and register module (16) respectively；The SRAM storage control module
(12) and register module (16) carries out information exchange.
2. memory test plate system as described in claim 1, which is characterized in that during testing progress, memory mould
Quasi- monitor board ARM (7) receive the instruction that detection computer (1) is sent by interface A (4), while passing through interface B (5) and storage
Device analog board FPGA (8) carries out information exchange, completes the operation that detection computer (1) requires；Unit under test 3 passes through interface C (6)
Information exchange, read-write operation of the simulation ammeter to EEPROM are carried out with memory analog board FPGA (8)；The memory simulation prison
Controlling plate ARM (7) is ARM chip；
The i2C bus kernel (9) meets EEPROM communication protocol.
3. memory test plate system as described in claim 1, which is characterized in that the interface A (4) is detection computer
(1) interface between analog memory test board (2), using Ethernet interface, analog memory test board (2) is as service
End；The interface C (6) is the interface between analog memory test board (2) and unit under test (3), meets i2C bus protocol.
4. memory test plate system as described in claim 1, which is characterized in that analog memory test board (2) is utilized and deposited
Reservoir analog board FPGA (8) hardware logic and sram chip (13) simulate unit under test (3) to the storage chip of intelligent electric energy meter
Read-write operation, pass through the information exchange of ARM chip and memory analog board FPGA (8), carry out special operation；According in test
The different intelligent ammeter used configures the analog storage chip information of memory analog board FPGA (8), configuration information packet
Include device address, amount of memory, memory capacity, whether paging and page size；Read the operational order of storage chip module
With record mode of operation；The failure write operation for simulating intelligent electric energy meter storage chip meets the survey of intelligent electric meter software reliability
Try the demand of detection of platform out of memory.
5. memory test plate system as claimed in claim 4, which is characterized in that the special operation includes: that ARM chip is logical
It crosses Ethernet and receives the instruction that host computer is sent, information exchange is carried out with read-write sequence and memory analog board FPGA (8), will be referred to
Order is sent in the register of memory analog board FPGA (8) simulation, according still further to memory analog board FPGA (8) internal logic solution
Content of registers is analysed, realizes information configuration, read operation instruction and the failure write operation of memory chip.
6. a kind of test side of simulation intelligent electric energy meter memory test plate system according to any one of claims 1 to 5
Method, which is characterized in that the method includes the following steps:
Step 1: the analog storage chip read-write operation and ARM chip and memory analog board of analysis memory analog board FPGA
Communication protocol between FPGA；
Step 2: the communication between data and ARM chip and intelligent electric energy meter storage chip is read and write according to memory analog board FPGA
Agreement, design meet the sequential logic of agreement；
Step 3: according to the sequential logic of design, being based on Quartus II software, realize storage chip kernel using VHDL language
And the hardware logic that the storage chip of intelligent electric energy meter and ARM chip interact；
Step 4: according to the demand of intelligent electric meter software reliability test platform, designing intelligent electric energy meter storage chip kernel periphery
Hardware logic, distribute pin, and the program that VHDL language is write integrated；
Step 5: running the program after synthesis on analog memory test board, intelligent electric meter is tested, and to simulation
The storage chip of intelligent electric energy meter is verified.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410773119.2A CN105741879B (en) | 2014-12-12 | 2014-12-12 | A kind of simulation intelligent electric energy meter memory test plate system and its test method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410773119.2A CN105741879B (en) | 2014-12-12 | 2014-12-12 | A kind of simulation intelligent electric energy meter memory test plate system and its test method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105741879A CN105741879A (en) | 2016-07-06 |
| CN105741879B true CN105741879B (en) | 2019-03-08 |
Family
ID=56240878
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410773119.2A Active CN105741879B (en) | 2014-12-12 | 2014-12-12 | A kind of simulation intelligent electric energy meter memory test plate system and its test method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105741879B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20220094551A1 (en) * | 2020-09-21 | 2022-03-24 | Jason Burt | Verification of the reliability of software and devices against assertions and guarantees |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106653097A (en) * | 2016-12-29 | 2017-05-10 | 记忆科技(深圳)有限公司 | Test system for FLASH chips |
| CN108231132B (en) * | 2017-12-28 | 2020-12-25 | 北京兆易创新科技股份有限公司 | NAND flash memory verification device and verification system |
| CN109818790B (en) * | 2019-01-25 | 2021-10-08 | 上海创景信息科技有限公司 | Hardware real-time simulation multi-channel multi-type communication protocol chip system, method and medium |
| CN111650549B (en) * | 2020-06-13 | 2022-08-19 | 国网宁夏电力有限公司营销服务中心(国网宁夏电力有限公司计量中心) | On-site ammeter fault identification method and mobile device readable storage medium |
| CN111984491B (en) * | 2020-08-28 | 2024-11-08 | 上海思尔芯技术股份有限公司 | Virtual storage device for prototype verification |
| CN112834819B (en) * | 2021-01-04 | 2024-04-02 | 杭州万高科技股份有限公司 | Digital signal processing device and method for electric energy metering chip |
| CN113820649B (en) * | 2021-08-31 | 2024-05-17 | 中国电力科学研究院有限公司 | Method and device for testing service life reliability of firmware of electric energy meter |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201072546Y (en) * | 2007-02-05 | 2008-06-11 | 中兴通讯股份有限公司 | Data acquisition and signal generating device |
| CN101504611A (en) * | 2009-03-06 | 2009-08-12 | 深圳林洋电子科技有限公司 | Method and system for developing and debugging electric energy meter software |
| CN103019940A (en) * | 2012-12-26 | 2013-04-03 | 中国计量学院 | Electric energy meter embedded software semi-simulation test device |
| CN103558574A (en) * | 2013-10-24 | 2014-02-05 | 国家电网公司 | Method for testing software fault-tolerant capability of intelligent ammeter based on EEPROM data reading and writing |
| CN104166119A (en) * | 2014-09-01 | 2014-11-26 | 国家电网公司 | Intelligent ammeter program stability test system based on error injection |
| CN104200846A (en) * | 2014-07-23 | 2014-12-10 | 北京空间机电研究所 | Embedded-type PROM test system and achieving method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6711509B2 (en) * | 2001-04-02 | 2004-03-23 | Square D Company | Impulsive transient hardware simulation |
-
2014
- 2014-12-12 CN CN201410773119.2A patent/CN105741879B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201072546Y (en) * | 2007-02-05 | 2008-06-11 | 中兴通讯股份有限公司 | Data acquisition and signal generating device |
| CN101504611A (en) * | 2009-03-06 | 2009-08-12 | 深圳林洋电子科技有限公司 | Method and system for developing and debugging electric energy meter software |
| CN103019940A (en) * | 2012-12-26 | 2013-04-03 | 中国计量学院 | Electric energy meter embedded software semi-simulation test device |
| CN103558574A (en) * | 2013-10-24 | 2014-02-05 | 国家电网公司 | Method for testing software fault-tolerant capability of intelligent ammeter based on EEPROM data reading and writing |
| CN104200846A (en) * | 2014-07-23 | 2014-12-10 | 北京空间机电研究所 | Embedded-type PROM test system and achieving method |
| CN104166119A (en) * | 2014-09-01 | 2014-11-26 | 国家电网公司 | Intelligent ammeter program stability test system based on error injection |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20220094551A1 (en) * | 2020-09-21 | 2022-03-24 | Jason Burt | Verification of the reliability of software and devices against assertions and guarantees |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105741879A (en) | 2016-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105741879B (en) | A kind of simulation intelligent electric energy meter memory test plate system and its test method | |
| CN105738854B (en) | The analog memory test board system and test method of intelligent electric meter Embedded Application | |
| CN102662835B (en) | A kind of program debugging method for embedded system and embedded system | |
| CN102542110B (en) | Emulation verification method applied to mobile storage SOC (system on chip) chip | |
| CN202008657U (en) | Vector generation device for simulation test of integrated circuit | |
| US8281280B2 (en) | Method and apparatus for versatile controllability and observability in prototype system | |
| CN107272663B (en) | A kind of quick checking device of 1553B bus type servo-system test equipment | |
| CN105335548B (en) | A kind of MCU emulation mode for ICE | |
| CN107797846A (en) | A kind of Soc chip verification methods | |
| CN104090855B (en) | The USB mode of USB interface and the compatibility method and device of MHL patterns | |
| CN113407393B (en) | Chip verification method, terminal device, verification platform and storage medium | |
| CN104820637A (en) | Handheld type USB3.0 protocol analyzer | |
| CN105182210B (en) | A kind of general-purpose interface and its implementation of computation chip test device | |
| CN107885517A (en) | Embedded system handles device program loaded circuit | |
| CN107331421A (en) | A kind of SD card test system and method based on FPGA | |
| CN204789908U (en) | Circuit board automatic test system based on labVIEW | |
| CN105738855A (en) | Intelligent electric meter embedded application-orientated test method | |
| CN103793263B (en) | DMA transaction-level modeling method based on Power PC processor | |
| CN106569970A (en) | SMI interface device debugging apparatus and method | |
| CN107290654A (en) | A kind of fpga logic test structure and method | |
| CN103530166B (en) | Verification platform and verification method for multi-channel chip based on virtual RAM | |
| CN101998135A (en) | System for collecting and playing mobile television signal and control method | |
| CN209387863U (en) | Radar Signal Processing platform based on FPGA, DSP and ARM | |
| CN104572515B (en) | Tracking module, method, system and on-chip system chip | |
| CN102955872B (en) | There is the emulator of parameter propagation function |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20170111 Address after: 100031 Xicheng District West Chang'an Avenue, No. 86, Beijing Applicant after: State Power Networks Co Applicant after: China Electric Power Research Institute Applicant after: State Grid Zhejiang Electric Power Company Address before: 100031 Xicheng District West Chang'an Avenue, No. 86, Beijing Applicant before: State Power Networks Co Applicant before: China Electric Power Research Institute |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |