Nothing Special   »   [go: up one dir, main page]

Casarsa et al., 2018 - Google Patents

Case study and advanced functional safety solution for automotive SoCs

Casarsa et al., 2018

Document ID
3849969614676097326
Author
Casarsa M
Harutyunyan G
Publication year
Publication venue
2018 IEEE International Test Conference (ITC)

External Links

Snippet

In this paper, an efficient functional safety solution is presented to address the requirements mandated by ISO 26262 standard and to be used in automotive applications. This solution is validated on a comprehensive automotive SoC, which includes in it considerable amount of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/44—Indication or identification of errors, e.g. for repair
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors

Similar Documents

Publication Publication Date Title
US8988956B2 (en) Programmable memory built in self repair circuit
US8928351B1 (en) Emulating power domains in an integrated circuit using partial reconfiguration
EP3945448A1 (en) Methods and systems for fault injection testing of an integrated circuit hardware design
Petrovic et al. Design flow for radhard TMR Flip-Flops
US10510402B2 (en) Mitigating write disturbance in dual port 8T SRAM
US9355743B2 (en) Memory array test logic
Tshagharyan et al. An effective functional safety solution for automotive systems-on-chip
Grinschgl et al. Automatic saboteur placement for emulation-based multi-bit fault injection
US9098486B1 (en) Methods and apparatus for testing multiple clock domain memories
US10768227B2 (en) Systems and methods for analyzing failure rates due to soft/hard errors in the design of a digital electronic device
Casarsa et al. Case study and advanced functional safety solution for automotive SoCs
Sridhar et al. Built-in self-repair (BISR) technique widely Used to repair embedded random access memories (RAMs)
US8918690B2 (en) Decreasing power supply demand during BIST initializations
Kogan et al. Advanced uniformed test approach for automotive SoCs
US9672094B1 (en) Interconnect circuitry fault detection
Appello et al. Embedded memory diagnosis: An industrial workflow
Pateras et al. Automotive semiconductor test
Neishaburi et al. Hierarchical embedded logic analyzer for accurate root-cause analysis
Huang et al. PLL-assisted timing circuit for accurate TSV leakage binning
Kafka et al. FPGA-based fault simulator
Mohammad Embedded memory interface logic and interconnect testing
Kim et al. Runtime Testability on Autonomous System
Lee et al. Reduced-pin-count BOST for test-cost reduction
EP4204828A1 (en) High-speed functional protocol based test and debug
Banupriya et al. A low power built in repair analyzer for word oriented memories with optimal repair rate