Iov et al., 2018 - Google Patents
Design Rule Checking. Current Challenges Approached With HyperLynx DRCIov et al., 2018
- Document ID
- 3699595549976521224
- Author
- Iov C
- Hnatiuc M
- Publication year
- Publication venue
- 2018 IEEE 24th International Symposium for Design and Technology in Electronic Packaging(SIITME)
External Links
Snippet
The technology invades out life every day. The constantly increasing comfort, the better quality of life that we have been meeting for the last decade are strongly based on the everyday equipment that we use and rely on. The Internet of Things concept brings on the …
- 238000000034 method 0 abstract description 9
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5086—Mechanical design, e.g. parametric or variational design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/02—Component-based CAD
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/82—Noise analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/04—CAD in a network environment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/74—Symbolic schematics
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Bogatin | Signal and power integrity--simplified | |
US11176295B1 (en) | Matched net and device analysis based on parasitics | |
Bogatin | Signal integrity: simplified | |
US7559045B2 (en) | Database-aided circuit design system and method therefor | |
US20140059507A1 (en) | Defect Injection For Transistor-Level Fault Simulation | |
US9147026B2 (en) | Method and system of change evaluation of an electronic design for verification confirmation | |
RU132297U1 (en) | AUTOMATED ELECTRONIC DEVICE DESIGN SYSTEM | |
DE112015002183T5 (en) | Computer-implemented system and method for translating verification commands of an electronic design | |
CN105138769A (en) | Timing sequence model generation method and device for programmable circuit | |
Signorini et al. | Present and future of I/O-buffer behavioral macromodels | |
CN103810316A (en) | Method of Reducing Parasitic Mismatch | |
Bucolo et al. | A comparative analysis of computer-aided design tools for complex power electronics systems | |
Scott et al. | Integration of behavioral models in the full-field TLM method | |
Kharrat et al. | Integration of electromagnetic constraints as of the conceptual design through an MBSE approach | |
Iov et al. | Design Rule Checking. Current Challenges Approached With HyperLynx DRC | |
US20040015737A1 (en) | Method and apparatus for automated signal integrity checking based on storage device functionality | |
JP5035030B2 (en) | Electronic circuit analysis system, electronic circuit analysis method, and electronic circuit analysis program | |
JP4575326B2 (en) | Substrate layout check system and method | |
US20040163057A1 (en) | System and method for evaluating signal trace discontinuities in a package design | |
Saraswat et al. | Passive reduction algorithm for RLC interconnect circuits with embedded state-space systems (PRESS) | |
JP2007233454A (en) | Method for preparing noise library, program for preparing noise library and device for preparing noise library | |
Krebs et al. | Integrating the CAD Worlds of Mechanics and Electronics with NEXTRA | |
Ganley et al. | Computer-based design tools for EMC | |
Singh et al. | Drone Hardware Development | |
JP6319086B2 (en) | Circuit simulation apparatus, circuit simulation method, and program |