Dong et al., 2017 - Google Patents
Wafer yield prediction using derived spatial variablesDong et al., 2017
View PDF- Document ID
- 3582050195405289997
- Author
- Dong H
- Chen N
- Wang K
- Publication year
- Publication venue
- Quality and Reliability Engineering International
External Links
Snippet
Unreliable chips tend to form spatial clusters on semiconductor wafers. The spatial patterns of these defects are largely reflected in functional testing results. However, the spatial cluster information of unreliable chips has not been fully used to predict the performance in field use …
- 235000012431 wafers 0 abstract description 118
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/62—Methods or arrangements for recognition using electronic means
- G06K9/6267—Classification techniques
- G06K9/6268—Classification techniques relating to the classification paradigm, e.g. parametric or non-parametric approaches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/62—Methods or arrangements for recognition using electronic means
- G06K9/6217—Design or setup of recognition systems and techniques; Extraction of features in feature space; Clustering techniques; Blind source separation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7602373B2 (en) | Integrated Circuit Profiling and Anomaly Detection | |
US10657638B2 (en) | Wafer map pattern detection based on supervised machine learning | |
Dong et al. | Wafer yield prediction using derived spatial variables | |
Hsu et al. | Similarity matching of wafer bin maps for manufacturing intelligence to empower industry 3.5 for semiconductor manufacturing | |
Fan et al. | Fault diagnosis of wafer acceptance test and chip probing between front-end-of-line and back-end-of-line processes | |
Madkour et al. | Hotspot detection using machine learning | |
TWI663667B (en) | Method for adaptive sampling in examining an object and system thereof | |
Kim et al. | A generalised uncertain decision tree for defect classification of multiple wafer maps | |
Hsu | Clustering ensemble for identifying defective wafer bin map in semiconductor manufacturing | |
Liu et al. | Fine-grained adaptive testing based on quality prediction | |
Tam et al. | Systematic defect identification through layout snippet clustering | |
Shin et al. | A framework for detecting unknown defect patterns on wafer bin maps using active learning | |
Li et al. | An Orthogonal Wavelet Transform‐Based K‐Nearest Neighbor Algorithm to Detect Faults in Bearings | |
Hwang et al. | Shifting artificial data to detect system failures | |
Huang et al. | LAIDAR: Learning for accuracy and ideal diagnostic resolution | |
CN108073674B (en) | Early development of fault identification database for system defects in integrated circuit chips | |
Al Hasan et al. | EVHA: explainable vision system for hardware testing and assurance—an overview | |
Fang et al. | Diagnosis outcome preview through learning | |
Zhang et al. | A workflow of hotspot prediction based on semi-supervised machine learning methodology | |
Biswas et al. | Reducing test execution cost of integrated, heterogeneous systems using continuous test data | |
Yeh et al. | Prediction of the test yield of future integrated circuits through the deductive estimation method | |
Hsu et al. | Rule Generation for Classifying SLT Failed Parts | |
Jourdan et al. | A nearest neighbor-based concept drift detection strategy for reliable tool condition monitoring | |
Yu et al. | Center Loss Guided Prototypical Networks for Unbalance Few‐Shot Industrial Fault Diagnosis | |
Aye et al. | Data driven framework for degraded pogo pin detection in semiconductor manufacturing |