Nothing Special   »   [go: up one dir, main page]

Garcés-Socarrás et al., 2017 - Google Patents

Model-based implementation of self-configurable intellectual property modules for image histogram calculation in FPGAs

Garcés-Socarrás et al., 2017

View HTML
Document ID
3421955535921640731
Author
Garcés-Socarrás L
Romero D
Cabrera A
Sánchez-Solano S
Brox P
Publication year
Publication venue
Ingeniería e Investigación

External Links

Snippet

This work presents the development of self-modifiable Intellectual Property (IP) modules for histogram calculation using the model-based design technique provided by Xilinx System Generator. In this work, an analysis and a comparison among histogram calculation …
Continue reading at www.scielo.org.co (HTML) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T11/00—2D [Two Dimensional] image generation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00—Indexing scheme for image analysis or image enhancement

Similar Documents

Publication Publication Date Title
Banz et al. Real-time stereo vision system using semi-global matching disparity estimation: Architecture and FPGA-implementation
CN106683171B (en) GPU multithreading texture mapping SystemC modeling structure
US9020276B2 (en) Hardware coprocessor for stripe-based interest point detection
KR20180125843A (en) A hardware classifier applicable to various CNN models
Weberruss et al. ORB feature extraction and matching in hardware
Alawad et al. Memory-efficient probabilistic 2-D finite impulse response (FIR) filter
Wang et al. A design of fpga-based system for image processing
Wnuk Remarks on hardware implementation of image processing algorithms
Ding et al. Improved real-time correlation-based FPGA stereo vision system
Garcés-Socarrás et al. Library for model-based design of image processing algorithms on FPGAs
Muthukumar et al. Image processing algorithms on reconfigurable architecture using HandelC
Garcés-Socarrás et al. Model-based implementation of self-configurable intellectual property modules for image histogram calculation in FPGAs
Müller et al. NEROvideo: A general-purpose CNN-UM video processing system
Ratnayake et al. An FPGA-based implementation of spatio-temporal object segmentation
Elloumi et al. A highly flexible architecture for morphological gradient processing implemented on FPGA
Häublein et al. Fast and generic hardware architecture for stereo block matching applications on embedded systems
Johnson et al. An fpga based high throughput discrete kalman filter architecture for real-time image denoising
Van Der Horst et al. A real-time stereo smartcam, using fpga, simd and vliw
Santos et al. Scalable hardware architecture for disparity map computation and object location in real-time
Wei et al. Fpga design of real-time mdfd system using high level synthesis
Chen et al. Hardware design of moving object detection on reconfigurable system
Dietrich Design and implementation of an FPGA-based stereo vision system for the EyeBot M6
Kumar et al. FPGA–Raspberry pi Interface for low cost IoT based image processing
Sharma et al. Implementation of Morphological Image Processing on FPGAs
Kazmi et al. Resource-Efficient Image Buffer Architecture for Neighborhood Processors