Nothing Special   »   [go: up one dir, main page]

Kim et al., 2012 - Google Patents

Synaptic weighting circuits for cellular neural networks

Kim et al., 2012

Document ID
2944828883831532242
Author
Kim Y
Min K
Publication year
Publication venue
2012 13th International Workshop on Cellular Nanoscale Networks and their Applications

External Links

Snippet

Cellular Neural Network (CNN) that can provide parallel processing in massive scale is known suitable to neuromorphic applications such as vision systems. In this paper, we propose a new synaptic weighting circuit that can perform analog multiplication for CNN …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology

Similar Documents

Publication Publication Date Title
Truong et al. New memristor-based crossbar array architecture with 50-% area reduction and 48-% power saving for matrix-vector multiplication of analog neuromorphic computing
Kim et al. Memristor bridge synapses
US8275728B2 (en) Neuromorphic computer
CN111433792B (en) Counter-based resistance processing unit of programmable resettable artificial neural network
Kim et al. Neural synaptic weighting with a pulse-based memristor circuit
Kim et al. Synaptic weighting circuits for cellular neural networks
Rajendran et al. An energy-efficient memristive threshold logic circuit
Chen et al. Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing
Truong et al. New twin crossbar architecture of binary memristors for low-power image recognition with discrete cosine transform
WO2019202427A1 (en) Resistive processing unit architecture with separate weight update and inference circuitry
Afrakoti et al. An optimal hardware implementation for active learning method based on memristor crossbar structures
Sah et al. Memristor circuit for artificial synaptic weighting of pulse inputs
Xavier et al. Memristive recurrent neural network
Rajendran et al. An approach to tolerate process related variations in memristor-based applications
Maan et al. Voltage controlled memristor threshold logic gates
Cao et al. Study of ReRAM neuromorphic circuit inference accuracy robustness using DTCO simulation framework
Sah et al. Memristor bridge circuit for neural synaptic weighting
Merkel et al. Neuromemristive extreme learning machines for pattern classification
Marukame et al. Proposal, analysis and demonstration of Analog/Digital-mixed Neural Networks based on memristive device arrays
KR20140071556A (en) Memristor bridge circuit, and memristive bridge synapse circuit and neuron circuit using the same
Dara et al. Low power and high speed current-mode memristor-based TLGs
Saxena High LRS-resistance CMOS memristive synapses for energy-efficient neuromorphic SoCs
Kiraz et al. Impacts of feedback current value and learning rate on equilibrium propagation performance
Zhu et al. Memristive stateful logic with N-modular redundancy error correction design towards high reliability
Chible et al. CMOS VLSI hyperbolic tangent function & its derivative circuits for neuron implementation