Nothing Special   »   [go: up one dir, main page]

Turner et al., 2002 - Google Patents

Multiplier-less realization of a poly-phase filter using LUT-based FPGAs

Turner et al., 2002

Document ID
2524009962545994134
Author
Turner R
Woods R
Courtney T
Publication year
Publication venue
Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream: 12th International Conference, FPL 2002 Montpellier, France, September 2–4, 2002 Proceedings 12

External Links

Snippet

In DSP applications such as fixed transforms and filtering, the full flexibility of a general- purpose multiplier is not required and only a limited range of values is needed on one of the multiplier inputs. A new design technique has been developed for deriving multipliers that …
Continue reading at link.springer.com (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
    • H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
    • H03H17/065—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0225—Measures concerning the multipliers
    • H03H17/0226—Measures concerning the multipliers comprising look-up tables
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0283—Filters characterised by the filter structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5332—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by skipping over strings of zeroes or ones, e.g. using the Booth Algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H2218/00—Indexing scheme relating to details of digital filters
    • H03H2218/10—Multiplier and or accumulator units

Similar Documents

Publication Publication Date Title
Mirzaei et al. FPGA implementation of high speed FIR filters using add and shift method
NagaJyothi et al. Distributed arithmetic architectures for fir filters-a comparative review
Kumm et al. Dynamically reconfigurable FIR filter architectures with fast reconfiguration
Amira et al. Novel FPGA implementations of Walsh–Hadamard transforms for signal processing
Odugu et al. Design and implementation of low complexity circularly symmetric 2D FIR filter architectures
Soderstrand CSD multipliers for FPGA DSP applications
Keerthi et al. FPGA implementation of distributed arithmetic for FIR filter
Blad et al. Integer linear programming-based bit-level optimization for high-speed FIR decimation filter architectures
Turner et al. Multiplier-less realization of a poly-phase filter using LUT-based FPGAs
Shahana et al. Performance analysis of FIR digital filter design: RNS versus traditional
Gustafsson et al. Implementation of polyphase decomposed FIR filters for interpolation and decimation using multiple constant multiplication techniques
Deshmukh et al. Design of polyphase FIR filter using bypass feed direct multiplier
Ruan et al. An ALU-based universal architecture for FIR filters
Gustafsson et al. Low-complexity hybrid form FIR filters using matrix multiple constant multiplication
Mayilavelane et al. A Fast FIR filtering technique for multirate filters
Naik et al. An efficient reconfigurable FIR digital filter using modified distribute arithmetic technique
Samyuktha et al. An optimized area efficient implementation of fir filter using shift add multiplier with carry look ahead adder
Ang et al. Virtex FPGA implementation of a polyphase filter for sample rate conversion
Amira et al. An FPGA implementation of Walsh-Hadamard transforms for signal processing
Narasimha et al. Implementation of low area and power efficient architectures for digital FIR filters
Maheshwari et al. Design of Efficient Booth Multiplier based Polyphase FIR Filters
Saini et al. Area Optimization of FIR Filter and its Implementation on FPGA
Meher Low-latency hardware-efficient memory-based design for large-order FIR digital filters
Ali Cascaded ripple carry adder based SRCSA for efficient FIR filter
Blad et al. Bit-level optimized FIR filter architectures for high-speed decimation applications