Nothing Special   »   [go: up one dir, main page]

Linder et al., 1996 - Google Patents

Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry

Linder et al., 1996

View PDF
Document ID
2461856249327765140
Author
Linder D
Harden J
Publication year
Publication venue
IEEE Transactions on Computers

External Links

Snippet

Phased logic is proposed as a solution to the increasing problem of timing complexity in digital design. It is a delay-insensitive design methodology that seeks to restore the separation between logical and physical design by eliminating the need to distribute low …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Linder et al. Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry
Smith et al. Designing asynchronous circuits using NULL convention logic (NCL)
Day et al. Investigation into micropipeline latch design styles
Cortadella et al. Synthesis of synchronous elastic architectures
Benini et al. Transformation and synthesis of FSMs for low-power gated-clock implementation
Roy et al. Circuit activity based logic synthesis for low power reliable operations
Vuillod et al. Clock-skew optimization for peak current reduction
Neves et al. Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew
US7594200B2 (en) Method for finding multi-cycle clock gating
Manne et al. Computing the maximum power cycles of a sequential circuit
Yun et al. Unifying synchronous/asynchronous state machine synthesis
Kol et al. A doubly-latched asynchronous pipeline
Lin et al. Optimal simultaneous mapping and clustering for FPGA delay optimization
Hariyama et al. Evaluation of a field-programmable VLSI based on an asynchronous bit-serial architecture
Sokolov Automated synthesis of asynchronous circuits using direct mapping for control and data paths
US8234607B2 (en) Token enhanced asynchronous conversion of synchonous circuits
Bunyk et al. RSFQ microprocessor: New design approaches
Lam et al. Valid clock frequencies and their computation in wavepipelined circuits
Kameda et al. Primitive-level pipelining method on delay-insensitive model for RSFQ pulse-driven logic
Patra Approaches to design of circuits for low-power computation
Yun et al. High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits
Volk et al. Synthesis of resource-efficient superconducting circuits with clock-free alternating logic
Carmona et al. Scheduling synchronous elastic designs
Tan et al. Self-timed precharge latch
Oliveira et al. Implementation of Asynchronous Pipelines with QDI Template onto FPGAs Using Commercial Tools