Liu et al., 2021 - Google Patents
Modified Ni/Pd/Au-finished DBA substrate for deformation-resistant Ag–Au joint during long-term thermal shock testLiu et al., 2021
View PDF- Document ID
- 2119841881918345348
- Author
- Liu Y
- Chen C
- Kim D
- Zhang Z
- Long X
- Suganuma K
- Publication year
- Publication venue
- Journal of Materials Science: Materials in Electronics
External Links
Snippet
Abstract An Ag–Au joint developed by Ag paste joining on electroless nickel/electroless palladium/immersion gold (ENEPIG)-plated direct-bonded aluminum (DBA) substrate was employed in SiC (Silicon carbide) power modules. The ENEPIG plating was modified to …
- 229910002696 Ag-Au 0 title abstract description 80
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Liu et al. | Modified Ni/Pd/Au-finished DBA substrate for deformation-resistant Ag–Au joint during long-term thermal shock test | |
JP5718536B2 (en) | Connection structure and semiconductor device | |
Wang et al. | Pressureless sintering of nanosilver paste as die attachment on substrates with ENIG finish for semiconductor applications | |
JP5815880B2 (en) | Layer combination comprising a layer system comprising a sinterable layer comprising at least one metal powder and a solder layer and a support sheet | |
WO2009148168A1 (en) | Substrate for power module, power module, and method for producing substrate for power module | |
US11390054B2 (en) | Composite and multilayered silver films for joining electrical and mechanical components | |
TW201325330A (en) | Wiring substrate and method for manufacturing same and semiconductor device | |
Zhang et al. | Enhancement of bonding strength in Ag sinter joining on Au surface finished substrate by increasing Au grain-size | |
Chen et al. | Interface reaction and evolution of micron-sized Ag particles paste joining on electroless Ni-/Pd-/Au-finished DBA and DBC substrates during extreme thermal shock test | |
Wang et al. | Novel transient liquid phase bonding method using In-coated Cu sheet for high-temperature die attach | |
Chen et al. | Micron-sized Ag flake particles direct die bonding on electroless Ni–P-finished DBC substrate: low-temperature pressure-free sintering, bonding mechanism and high-temperature aging reliability | |
EP3093882B1 (en) | Electronic circuit device | |
Chen et al. | Low temperature SiC die-attach bonding technology by hillocks generation on Al sheet surface with stress self-generation and self-release | |
Zhang et al. | Effects of sintering pressure on the densification and mechanical properties of nanosilver double-side sintered power module | |
Calata et al. | Sintered nanosilver paste for high-temperature power semiconductor device attachment | |
Deng et al. | Bonding below 150 C using nano-ag film for power electronics packaging | |
Liu et al. | Ultrasonic-assisted nano Ag-Al alloy sintering to enable high-temperature electronic interconnections | |
Chen et al. | Advanced SiC power module packaging technology direct on DBA substrate for high temperature applications: Ag sinter joining and encapsulation resin adhesion | |
Noh et al. | Printed wire interconnection using Ag sinter paste for wide band gap power semiconductors | |
Hang et al. | A low-temperature Cu-to-Cu interconnection method by using nanoporous Cu fabricated by dealloying electroplated Cu–Zn | |
Chen et al. | Direct bonding with Ni-P finished DBC substrate with sinter Ag micro-sized particles | |
Yang et al. | Pressure sintering of micro-silver joints in SiC power devices: Optimization of processing parameters and FEM analysis | |
Wang et al. | Joint analysis and reliability test of epoxy-based nano silver paste under different pressure-less sintering processes | |
Chen et al. | High reliability design Ag sinter joining on softened Ni-P/Pt/Ag metallization substrate during harsh thermal cycling | |
Fałat et al. | Investigation on interaction between indium based thermal interface material and copper and silicon substrates |