Nothing Special   »   [go: up one dir, main page]

Cekleov et al., 1993 - Google Patents

SPARCCenter 2000: Multiprocessing for the 90's

Cekleov et al., 1993

Document ID
2072892263909077066
Author
Cekleov M
Yen D
Sindhu P
Frailong J
Gastinel J
Splain M
Price J
Beck G
Liencres B
Cerauskis F
Coffin C
Bassett D
Broniarczyk D
Fosth S
Nguyen T
Ng R
Hoel J
Curry D
Yuan L
Lee R
Kwok A
Singhal A
Cheng C
Dykema G
York S
Gunning B
Jackson B
Kasuya A
Angelico D
Levitt M
Mothashemi M
Lemenski D
Bland L
Pham T
Publication year
Publication venue
Digest of Papers. Compcon Spring

External Links

Snippet

The SPARCcenter 2000 is the first implementation of a new generation of symmetric high- performance, highly configurable SPARC multiprocessor systems. With up to 20 processors, extensive main memory, expansibility, and large IO capacity, the SPARCcenter 2000 is …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1658Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/14Error detection or correction of the data by redundancy in operation
    • G06F11/1402Saving, restoring, recovering or retrying
    • G06F11/1405Saving, restoring, recovering or retrying at machine instruction level
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356Indirect interconnection networks
    • G06F15/17368Indirect interconnection networks non hierarchical topologies
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00Indexing scheme relating to error detection, to error correction, and to monitoring

Similar Documents

Publication Publication Date Title
Charlesworth Starfire: extending the SMP envelope
Abts et al. The Cray BlackWidow: a highly scalable vector multiprocessor
US11500576B2 (en) Apparatus and architecture of non-volatile memory module in parallel configuration
JP3980488B2 (en) Massively parallel computer system
US6185703B1 (en) Method and apparatus for direct access test of embedded memory
US7761687B2 (en) Ultrascalable petaflop parallel supercomputer
US5961660A (en) Method and apparatus for optimizing ECC memory performance
JPH06180623A (en) Multiplex-configuration data- path structure for disk array controller
US20020016897A1 (en) Use of a microcontroller to process memory configuration information and configure a memory controller
US20020056063A1 (en) Power saving feature during memory self-test
US6012127A (en) Multiprocessor computing apparatus with optional coherency directory
Bossen et al. Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology
Cekleov et al. SPARCCenter 2000: Multiprocessing for the 90's
Fair et al. Reliability, Availability, and Serviceability (RAS) of the IBM eServer z990
US7363531B2 (en) Data synchronization for system controllers
Charlesworth et al. Gigaplane-XB: Extending the ultra enterprise family
CN114902186A (en) Error reporting for non-volatile memory modules
Charlesworth et al. The starfire smp interconnect
Doettling et al. S/390 Parallel Enterprise Server Generation 3: A balanced system and cache structure
Guo et al. An intelligent query system based on Chinese short message service for restaurant recommendation
US5394536A (en) Stable memory circuit using dual ported VRAM with shift registers in a multiple memory bank setup for high speed data-transfer
Kota et al. Horus: Large-scale symmetric multiprocessing for opteron systems
Aono et al. The azusa 16-way itanium server
Wiebalck et al. Fault-tolerant distributed mass storage for LHC computing
US7401271B1 (en) Testing system and method of using same