Nothing Special   »   [go: up one dir, main page]

Carrejo et al., 1991 - Google Patents

Scanning tunneling microscopy investigations of polysilicon films under solution

Carrejo et al., 1991

Document ID
18414105556409739155
Author
Carrejo J
Thundat T
Nagahara L
Lindsay S
Majumdar A
Publication year
Publication venue
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena

External Links

Snippet

We have investigated the surface morphology of polysilicon films, prepared by low pressure chemical vapor deposition, with scanning tunnel microscope (STM) under very dilute HF solution. Imaging under HF solution eliminates ambiguities in the STM topographs caused …
Continue reading at pubs.aip.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/84—Manufacture, treatment, or detection of nanostructure
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/516—Insulating materials associated therewith with at least one ferroelectric layer
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor

Similar Documents

Publication Publication Date Title
US6404027B1 (en) High dielectric constant gate oxides for silicon-based devices
Lita et al. Characterization of surface structure in sputtered Al films: Correlation to microstructure evolution
Kim et al. 3D intrinsic Josephson junctions using c-axis thin films and single crystals
Fritz et al. Optimization of Al/AlOx/Al-layer systems for Josephson junctions from a microstructure point of view
Oesterschulze et al. Thermal imaging of thin films by scanning thermal microscope
Wang et al. Electrical properties of crystalline YSZ films on silicon as alternative gate dielectrics
Carrejo et al. Scanning tunneling microscopy investigations of polysilicon films under solution
Groves et al. Ion-beam assisted deposition of bi-axially aligned MgO template films for YBCO coated conductors
Ong et al. Bilayer gate dielectric study by scanning tunneling microscopy
Schaadt et al. Nanoscale current transport in epitaxial SrTiO 3 on n+-Si investigated with conductive atomic force microscopy
Cho et al. Temperature dependence of the properties of heteroepitaxial Y 2 O 3 films grown on Si by ion assisted evaporation
Hegde et al. Surface topography of phosphorus doped polysilicon
Yang et al. Nanoscale imaging of grain orientations and ferroelectric domains in (Bi1− xLax) 4Ti3O12 films for ferroelectric memories
Götz et al. Preparation of self‐aligned in‐line tunnel junctions for applications in single‐charge electronics
Zheng et al. Discontinuous gold island films on mica
Crivillero et al. Phase stability in SmB 6
EP0601513B1 (en) Method for forming deposited epitaxial Si film by sputtering
Hudner et al. Growth and characterization of yttrium oxide thin layers on silicon deposited by yttrium evaporation in atomic oxygen
Sinharoy et al. Growth and characterization of lattice‐matched Ca x Sr1− x F2 on GaAs (100)
Damen et al. Selective epitaxial growth for YBCO thin films
Pleschinger et al. A structural and topographical study of low-pressure chemical-vapor-deposited polysilicon by scanning probe microscopy
Jiang et al. Nondestructive investigation of microstructures and defects at a SrTiO 3 bicrystal boundary
Young Park et al. Conductance imaging of thermally desorbed silicon oxide
Karpenko et al. CoSi2 heteroepitaxy on patterned Si (100) substrates
Eisenmenger-Sittner Diffusion mediated film growth on polycrystalline substrates