Nothing Special   »   [go: up one dir, main page]

Mitsuhashi et al., 1980 - Google Patents

An integrated mask artwork analysis system

Mitsuhashi et al., 1980

View PDF
Document ID
18097141234861688902
Author
Mitsuhashi T
Chiba T
Takashima M
Yoshida K
Publication year
Publication venue
Proceedings of the 17th Design Automation Conference

External Links

Snippet

A new LSI artwork analysis and processing system, called EMAP, is described with algorithms, a database schema and applications. EMAP provides the designer with the artwork verification and processing tools which include mask artwork processing …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Scott et al. Magic's circuit extractor
US6418551B1 (en) Design rule checking tools and methods that use waiver layout patterns to waive unwanted dimensional check violations
US10078715B2 (en) Integrated circuit design using generation and instantiation of circuit stencils
US6009251A (en) Method and system for layout verification of an integrated circuit design with reusable subdesigns
Mitsuhashi et al. An integrated mask artwork analysis system
Taylor et al. Magic's incremental design-rule checker
US5920489A (en) Method and system for modeling the behavior of a circuit
Takashima et al. Programs for verifying circuit connectivity of MOS/LSI mask artwork
Baker Artwork Analysis Tool for VLSI Circuits
Walker et al. A semiconductor wafer representation database and its use in the PREDITOR process editor and statistical simulator
De Geus SPECS: SIMULATION PROGRAM FOR ELECTRONIC CIRCUITS AND SYSTEMS (CAD, SWITCH-LEVEL, TIMING, MOS)
Entenman et al. A fully automatic hierarchical compactor
McGrath et al. Design integrity and immunity checking: A new look at layout verification and design rule checking
US8296717B1 (en) Method and system for implementing inherited connections for electronics designs
Scheffer et al. Hierarchical analysis of IC artwork with user defined abstraction rules
Losleben Computer aided design for VLSI
Scheffer et al. LSI design verification using topology extraction
Chu et al. Technology tracking for VLSI layout design tools
Yoshida et al. PANAMAP-B: A mask verification system for bipolar IC
Krinke et al. Layout Verification Using Open-Source Software
Stark et al. RED: resistance extraction for digital simulation
Sakauye et al. A set of programs for MOS design
Scheffer et al. Hierarchical analysis of IC artwork with user-defined rules
Ozaki et al. MGX: An integrated symbolic layout system for VLSI
Henkel et al. RISCE—a reduced instruction set circuit extractor for hierarchical VLSI layout verification