Amrani et al., 2016 - Google Patents
Logic design with unipolar memristorsAmrani et al., 2016
- Document ID
- 18082404925765323977
- Author
- Amrani E
- Drori A
- Kvatinsky S
- Publication year
- Publication venue
- 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)
External Links
Snippet
Memristors are novel devices that could naturally be designed as memory elements. Recently, several methods of designing memristors for logic operations have been proposed. These methods, mostly, make use of bipolar memristors. In this paper, we …
- 230000015654 memory 0 abstract description 18
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kvatinsky et al. | MRL—Memristor ratioed logic | |
US10855288B2 (en) | Logic design with unipolar memristors | |
Zanotti et al. | Smart logic-in-memory architecture for low-power non-von neumann computing | |
Liu et al. | A carry lookahead adder based on hybrid CMOS-memristor logic circuit | |
Tang et al. | A high-performance low-power near-Vt RRAM-based FPGA | |
CN106941350B (en) | A memristor-based XOR gate circuit and design and fabrication method | |
Zhang et al. | FeMAT: Exploring in-memory processing in multifunctional FeFET-based memory array | |
Amrani et al. | Logic design with unipolar memristors | |
Teimoory et al. | A hybrid memristor-CMOS multiplier design based on memristive universal logic gates | |
JP2014086125A (en) | Write driver in sense amplifier for resistive type memory and operation method thereof | |
Ho et al. | Configurable memristive logic block for memristive-based FPGA architectures | |
Tang et al. | Circuit designs of high-performance and low-power RRAM-based multiplexers based on 4T (ransistor) 1R (RAM) programming structure | |
Reuben et al. | A parallel-friendly majority gate to accelerate in-memory computation | |
Zanotti et al. | Circuit reliability of low-power RRAM-based logic-in-memory architectures | |
Motaman et al. | Dynamic computing in memory (DCIM) in resistive crossbar arrays | |
KR20070036625A (en) | Delay circuit | |
Alammari et al. | Hybrid memristor-CMOS based up-down counter design | |
Majumdar | Single bit-line differential sensing based real-time NVSRAM for low power applications | |
Chang et al. | Novel Memristor-based Nonvolatile D Latch and Flip-flop Designs | |
CN106160704A (en) | non-volatile T flip-flop circuit | |
US8824218B2 (en) | Compact low-power asynchronous resistor-based memory read operation and circuit | |
Rziga et al. | An optimization of a non-volatile latch using memristors for sequential circuit applications | |
Tang et al. | Physical design considerations of one-level RRAM-based routing multiplexers | |
Yang et al. | Complementary resistive switch based stateful logic operations using material implication | |
Ho et al. | Non-volatile D-latch for sequential logic circuits using memristors |