Harju, 2006 - Google Patents
Programmable receiver architectures for multimode mobile terminalsHarju, 2006
View PDF- Document ID
- 17905093859133579337
- Author
- Harju L
- Publication year
External Links
Snippet
This thesis considers the design of a programmable baseband receiver platform for WCDMA and OFDM mobile terminals. The design challenges introduced by the evolution of wireless systems are highlighted and design methodologies deployed in the platform development …
- 238000000034 method 0 abstract description 91
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/7097—Interference-related aspects
- H04B1/711—Interference-related aspects the interference being multi-path interference
- H04B1/7115—Constructive combining of multi-path signals, i.e. RAKE receivers
- H04B1/712—Weighting of fingers for combining, e.g. amplitude control or phase rotation using an inner loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/709—Correlator structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
- H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
- H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Van Berkel et al. | Vector processing as an enabler for software-defined radio in handheld devices | |
Glossner et al. | A software-defined communications baseband design | |
Amor et al. | A RISC-V ISA extension for ultra-low power IoT wireless signal processing | |
Kaiser et al. | Prototyping for MIMO systems-an overview | |
WO2005076493A1 (en) | Post despreading interpolation in cdma systems | |
Harju | Programmable receiver architectures for multimode mobile terminals | |
Glossner et al. | A multithreaded processor architecture for SDR | |
Becker et al. | A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication | |
Nilsson | Design of programmable multi-standard baseband processors | |
Harju et al. | A programmable baseband receiver platform for WCDMA/OFDM mobile terminals | |
Schuster et al. | Design of a low power pre-synchronization ASIP for multimode SDR terminals | |
Huang et al. | A 1.1 G MAC/s sub-word-parallel digital signal processor for wireless communication applications | |
Tell | Design of programmable baseband processors | |
Guo et al. | Rapid scheduling of efficient VLSI architectures for next-generation HSDPA wireless system using Precision C synthesizer | |
Novo et al. | Energy-performance exploration of a CGA-based SDR processor | |
Mohebbi et al. | A case study of mapping a software-defined radio (SDR) application on a reconfigurable DSP core | |
Lee | A baseband processor for software defined radio terminals | |
Rounioja et al. | Implementation of an hsdpa receiver with a customized vector processor | |
US7380151B1 (en) | Apparatus and method for asynchronously clocking the processing of a wireless communication signal by multiple processors | |
Glossner et al. | The sandbridge SDR communications platform | |
Menard et al. | Efficient implementation of a rake receiver on the tms320c64x | |
De Souza et al. | Implementation of a digital receiver for DS-CDMA communication systems using HW/SW codesign | |
Qureshi et al. | Efficient Handover Mode Synchronization for NR-REDCAP on a Vector DSP | |
de Souza et al. | Heterogeneous implementation of a rake receiver for DS-CDMA communication systems | |
Nilsson et al. | A fully programmable Rake-receiver architecture for multi-standard baseband processors |