Nomura et al., 2018 - Google Patents
The impact of thermal shrinkage of glass carriers on achieving fine pitch wiring through fan-out WLP/PLP processNomura et al., 2018
- Document ID
- 17646124954289498261
- Author
- Nomura S
- Hayashi K
- Publication year
- Publication venue
- 2018 IEEE 68th Electronic Components and Technology Conference (ECTC)
External Links
Snippet
The impact of thermal shrinkage of glass used as fan-out carriers on achieving fine pitch wiring were investigated. Glasses with thermal expansion coefficient of around 6~ 8 ppm/K with and without alkali ions were tested. With using conventional soda-lime glass as the …
- 239000011521 glass 0 title abstract description 79
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI689478B (en) | Manufacturing method of supporting glass substrate and laminate | |
US11749574B2 (en) | Method of manufacturing semiconductor package | |
TWI644881B (en) | Carrier and manufacturing method of semiconductor assembly package | |
CN106103369A (en) | Support glass substrate and use its duplexer | |
Nomura et al. | The impact of thermal shrinkage of glass carriers on achieving fine pitch wiring through fan-out WLP/PLP process | |
TWI682905B (en) | Glass plate manufacturing method | |
KR20180025859A (en) | Carrier substrate, laminate, manufacturing method of electronic device | |
JP7238301B2 (en) | Material selection method and panel manufacturing method | |
US20220169555A1 (en) | Glass sheet | |
US5024969A (en) | Hybrid circuit structure fabrication methods using high energy electron beam curing | |
TW201910285A (en) | Supporting glass substrate and laminated substrate using the same | |
TW202220837A (en) | Electronic device manufacturing method and glass plate group | |
Kikuchi et al. | Research of Fan-Out Panel Level Package (FOPLP) manufacturing process using single-sided adhesive tape | |
Hayashi et al. | Development and evaluation of carrier glass substrate for fan-out WLP/PLP process | |
Huang et al. | Balancing the Thermal and Chemical Impact on EMC and Temporary Adhesives in Fan-Out Panel Level Packaging Process | |
JP3698171B2 (en) | Heat treatment method for glass plate for display device | |
Horiuchi et al. | Development of through glass vias (TGV) and through quartz vias (TQV) for advanced packaging | |
CN110600437B (en) | Packaging substrate with high glass transition temperature and production method thereof | |
US11965110B2 (en) | Polyimide varnish composition for flexible substrate and polyimide film using same | |
KR100962610B1 (en) | Heat Treatment Method | |
CN107777890A (en) | A kind of glass ceramics | |
TWI859988B (en) | Alkali-free glass | |
CN107840576A (en) | A kind of high elastic modulus glass ceramics | |
CN107840577A (en) | A kind of high rigidity glass ceramics | |
Hayashi | Carrier glass substrates for fan-out wafer/panel level packaging |