Nothing Special   »   [go: up one dir, main page]

Dinesh et al., 2016 - Google Patents

Storage memory/NVM based executable memory interface IP for advanced IoT applications

Dinesh et al., 2016

Document ID
17189267207294231039
Author
Dinesh M
Bhakthavatchalu R
Publication year
Publication venue
2016 international conference on recent trends in information technology (ICRTIT)

External Links

Snippet

Internet of Things (IoT) devices is getting increasingly popular in every aspect of life. From health care monitors, activity/sleep trackers to industry/home automation, IoT devices and system-on-chip (SoC) have huge research potential. This paper presents a new memory …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Free address space management in non-volatile memory
    • G06F12/0246—Free address space management in non-volatile memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/25—Using a specific main memory architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Similar Documents

Publication Publication Date Title
US9910605B2 (en) Page migration in a hybrid memory device
US10389839B2 (en) Method and apparatus for generating data prefetches specifying various sizes to prefetch data from a remote computing node
US9170948B2 (en) Cache coherency using die-stacked memory device with logic die
US11281562B2 (en) Method and system for cache agent trace and capture
US9262322B2 (en) Method and apparatus for storing a processor architectural state in cache memory
US10055135B2 (en) Method and apparatus for compressing a data set using incremental deltas and a variable reference value
US20180285268A1 (en) Method and apparatus for reducing write congestion in non-volatile memory based last level caches
Paul et al. MAHA: An energy-efficient malleable hardware accelerator for data-intensive applications
Zhang et al. Fuse: Fusing stt-mram into gpus to alleviate off-chip memory access overheads
CN114270317B (en) Hierarchical memory system
TWI407306B (en) Mcache memory system and accessing method thereof and computer program product
Dinesh et al. Storage memory/NVM based executable memory interface IP for advanced IoT applications
US9507741B2 (en) System-on-chip design structure
CN114341816A (en) Three-tier hierarchical memory system
US20130159591A1 (en) Verifying data received out-of-order from a bus
Wang et al. BeaconGNN: Large-Scale GNN Acceleration with Out-of-Order Streaming In-Storage Computing
Jhamb et al. A high level implementation and performance evaluation of level-I asynchronous cache on FPGA
Emil et al. Development an efficient AXI-interconnect unit between set of customized peripheral devices and an implemented dual-core RISC-V processor
Kliem et al. Scalability evaluation of an FPGA-based multi-core architecture with hardware-enforced domain partitioning
Han et al. A novel non-volatile memory storage system for I/O-intensive applications
Sundari et al. Optimal energy efficient, load aware memory management system on SoC’s for industrial automation
CN114258534B (en) Hierarchical memory system
TWI855396B (en) Controller in microprocessor and method of performing the same
Li et al. A NUMA-aware Key-Value Store for Hybrid Memory Architecture
US11782830B2 (en) Cache memory with randomized eviction