Williams et al., 2010 - Google Patents
Characterization of fixed and reconfigurable multi-core devices for application accelerationWilliams et al., 2010
View PDF- Document ID
- 16460051715976208657
- Author
- Williams J
- Massie C
- George A
- Richardson J
- Gosrani K
- Lam H
- Publication year
- Publication venue
- ACM Transactions on Reconfigurable Technology and Systems (TRETS)
External Links
Snippet
As on-chip transistor counts increase, the computing landscape has shifted to multi-and many-core devices. Computational accelerators have adopted this trend by incorporating both fixed and reconfigurable many-core and multi-core devices. As more, disparate devices …
- 230000001133 acceleration 0 title description 17
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
- G06F1/1613—Constructional details or arrangements for portable computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
- Y02B60/10—Energy efficient computing
- Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
- Y02B60/1207—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply acting upon the main processing unit
- Y02B60/1217—Frequency modification
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Williams et al. | Characterization of fixed and reconfigurable multi-core devices for application acceleration | |
Lodi et al. | A VLIW processor with reconfigurable instruction set for embedded applications | |
Akbari et al. | X-CGRA: An energy-efficient approximate coarse-grained reconfigurable architecture | |
Khdr et al. | Power density-aware resource management for heterogeneous tiled multicores | |
Yavits et al. | Computer architecture with associative processor replacing last-level cache and SIMD accelerator | |
Khailany | The VLSI implementation and evaluation of area-and energy-efficient streaming media processors | |
Tang et al. | Acceleration of k-means algorithm using altera sdk for opencl | |
Mitra | Heterogeneous multi-core architectures | |
Kim et al. | Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture | |
Sakthikumaran et al. | 16-Bit RISC processor design for convolution application | |
Tamimi et al. | An efficient SRAM-based reconfigurable architecture for embedded processors | |
Lee et al. | A 7-nm four-core mixed-precision AI chip with 26.2-TFLOPS hybrid-FP8 training, 104.9-TOPS INT4 inference, and workload-aware throttling | |
Pager et al. | A software scheme for multithreading on CGRAs | |
Akbari et al. | Toward approximate computing for coarse-grained reconfigurable architectures | |
Gilani et al. | Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency | |
Bosilca et al. | Power profiling of Cholesky and QR factorizations on distributed memory systems | |
Xydis et al. | Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths | |
Iniewski | Embedded Systems: Hardware, Design and Implementation | |
Jo et al. | Design of a coarse-grained reconfigurable architecture with floating-point support and comparative study | |
Bansal | Reduced Instruction Set Computer (RISC): A Survey | |
Vazquez et al. | STRELA: STReaming ELAstic CGRA Accelerator for Embedded Systems | |
Babecki et al. | An embedded memory-centric reconfigurable hardware accelerator for security applications | |
Charitopoulos et al. | A CGRA definition framework for dataflow applications | |
Choudhary | FabScalar: Automating the design of superscalar processors | |
Prema et al. | Design and implementation in power-efficient and thermal conductivity of vedic processor for embedded applications |