Nothing Special   »   [go: up one dir, main page]

Durrani et al., 2006 - Google Patents

Statistical power estimation for register transfer level

Durrani et al., 2006

View PDF
Document ID
16376791357865676310
Author
Durrani Y
Riesgo T
Machado F
Publication year
Publication venue
Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.

External Links

Snippet

In this paper, we propose a macromodeling approach that allows to estimate the power dissipation of intellectual property (IP) components to their statistical knowledge of the primary inputs. Our approach can handle combinational and sequential circuits for register …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3457—Performance evaluation by simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models

Similar Documents

Publication Publication Date Title
US7243320B2 (en) Stochastic analysis process optimization for integrated circuit design and manufacture
US8005660B2 (en) Hierarchical stochastic analysis process optimization for integrated circuit design and manufacture
US6578176B1 (en) Method and system for genetic algorithm based power optimization for integrated circuit designs
Bernacchia et al. Analytical macromodeling for high-level power estimation
Durrani et al. Power estimation for intellectual property-based digital systems at the architectural level
US7630852B1 (en) Method of evaluating integrated circuit system performance using orthogonal polynomials
Gupta et al. Analytical models for RTL power estimation of combinational and sequential circuits
Marculescu et al. Sequence compaction for power estimation: Theory and practice
Marculescu et al. Stochastic sequential machine synthesis targeting constrained sequence generation
Vasicek Relaxed equivalence checking: a new challenge in logic synthesis
Durrani et al. Statistical power estimation for register transfer level
Vaverka et al. Evolving component library for approximate high level synthesis
Koushanfar et al. Post-silicon timing characterization by compressed sensing
Wu et al. Statistical design of macro-models for RT-level power evaluation
Durrani et al. Power estimation technique for DSP architectures
Durrani et al. Power estimation for register transfer level by genetic algorithm
Durrani et al. Efficient power analysis approach and its application to system-on-chip design
Durrani et al. High-level power analysis for intellectual property-based digital systems
Durrani et al. Statistical power estimation for IP-based design
Durrani et al. Power macromodeling technique and its application to SoC‐based design
Durrani et al. Power macromodeling for IP modules
Wang et al. Maximum power estimation for CMOS circuits under arbitrary delay model
Durrani et al. Efficient power macromodeling technique for IP-based digital system
Durrani et al. High-level power analysis for intellectual property-based digital systems
Siddiq et al. Efficient power macromodeling approach for an IP-based SoC system usingdiscrete water cycle algorithm