Nothing Special   »   [go: up one dir, main page]

Salem et al., 2020 - Google Patents

ASIC Design and Implementation of 25 Gigab it Ethernet Transceiver with RS_FEC

Salem et al., 2020

View PDF
Document ID
15712453154058938262
Author
Salem E
Zekry A
Tawfeek R
Publication year

External Links

Snippet

This paper presents ASIC (application specific integrated circuit) design and implementation of a high-Gigabit Ethernet (GE) transceiver with Forward Error Correction (FEC) layer utilizing Reed Solomon (RS)(255, 239) code. We designed 25 GE to provide a simpler and …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions

Similar Documents

Publication Publication Date Title
Song et al. 10-and 40-Gb/s forward error correction devices for optical communications
US11296722B2 (en) Integrated physical coding sublayer and forward error correction in networking applications
CN101529775B (en) Forward error correction encoding for multiple link transmission compatible with 64b/66b scrambling
US7103830B1 (en) DC balanced error correction coding
US6983414B1 (en) Error insertion circuit for SONET forward error correction
US7284182B2 (en) Error correction on M-bit encoded links
US10763895B2 (en) Circuitry and method for dual mode reed-solomon-forward error correction decoder
JP3606569B2 (en) Decoding circuit, decoding apparatus using the decoding circuit, decoding method, and semiconductor device
Salem et al. ASIC Design and Implementation of 25 Gigab it Ethernet Transceiver with RS_FEC
Sun et al. A table-based algorithm for pipelined CRC calculation
EP1345122B1 (en) A distributed 4-bits diagonal interleaved parity (DIP4) checker
US5923681A (en) Parallel synchronous header correction machine for ATM
Raahemi Error correction on 64/66 bit encoded links
Salem et al. ASIC Design and Implementation of Ten Gigabit Ethernet Transceiver
CN110741562B (en) Pipelined forward error correction for vector signaling code channels
CN113821370A (en) High-speed CRC (cyclic redundancy check) generation method and device for data transmission error check
Sun et al. High performance table-based algorithm for pipelined crc calculation
Jiang et al. A User-Configurable and High-Reliability Transmission Design
Yin et al. High Logic Density Cyclic Redundancy Check and Forward Error Correction Logic Sharing Encoding Circuit for JESD204C Controller
Xiao et al. A low-latency, low-overhead encoder for data transmission in the ATLAS Liquid Argon Calorimeter trigger upgrade
Maragkoudaki et al. Energy-efficient encoding for high-speed serial interfaces
Wang et al. Design of Converged Network Coding Layer for the Ethernet and HPC High-Speed Network
Mohapatra et al. A 64b/66b line encoding for high speed serializers
Arenas et al. Framer design, verification and prototyping for G. 709 optical transport networks
Quiroga et al. " In band" FEC decoder for sonet/SDH at 2.5 Gbit/s and 10 Gbit/s