Mirza, 2015 - Google Patents
Nanofabrication of silicon nanowires and nanoelectronic transistorsMirza, 2015
View PDF- Document ID
- 15342454209675440137
- Author
- Mirza M
- Publication year
External Links
Snippet
This project developed a robust and reliable process to pattern< 5 nm features in negative tone Hydrogen silsesquioxane (HSQ) resist using high resolution electron beam lithography and developed a low damage reactive ion etch (RIE) process to fabricate silicon nanowires …
- 239000002070 nanowire 0 title abstract description 325
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/02—Details
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/26—Electron or ion microscopes
- H01J2237/28—Scanning microscopes
- H01J2237/2813—Scanning microscopes characterised by the application
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/20—Positioning, supporting, modifying or maintaining the physical state of objects being observed or treated
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Asenov et al. | Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs | |
US9748071B2 (en) | Individually switched field emission arrays | |
Endo et al. | Fabrication of FinFETs by damage-free neutral-beam etching technology | |
Barros et al. | DSA planarization approach to solve pattern density issue | |
Mirza | Nanofabrication of silicon nanowires and nanoelectronic transistors | |
Anz et al. | Damage-Free Atomic-Scale Etching and Surface Enhancements by Electron-Enhanced Reactions: Results and Simulations | |
Livengood et al. | Helium ion microscope invasiveness and imaging study for semiconductor applications | |
Pennelli et al. | Selective doping of silicon nanowires by means of electron beam stimulated oxide etching | |
Rosa et al. | A novel self-aligned double patterning integrated with Ga+ focused ion beam milling for silicon nanowire definition | |
Kim et al. | Electrical properties of high density arrays of silicon nanowire field effect transistors | |
Park et al. | Formation of 15nm scale coulomb blockade structures in silicon by electron beam lithography with a bilayer resist process | |
Petkov et al. | Electron beam lithography and dimensional metrology for fin and nanowire devices on Ge, SiGe and GeOI substrates | |
Endo et al. | Damage-free neutral beam etching technology for high mobility FinFETs | |
Kubota et al. | Low-damage fabrication of high aspect nanocolumns by using neutral beams and ferritin-iron-core mask | |
Passi et al. | Suspended silicon-on-insulator nanowires for the fabrication of quadruple gate MOSFETs | |
Bugu et al. | High fidelity TiN processing modes for multi-gate Ge-based quantum devices | |
De Palma | Single Electron Transistor on FD SOI for Spin Qubits Sensing | |
Tan | Fabrication and characterization of silicon nanowire FETs with coupled dopants induced quantum dot | |
Qin | Challenges of 2-D (3-D) device doping process and doping profiling metrology | |
Kumar et al. | Advanced low damage manufacturing processes to fabricate SOI FinFETs and measurement of electrical properties | |
Malmros | Investigation on the Optimization of GaN Etching for FinFET Applications | |
GHIBAUDO | Caractérisation électrique et modélisation des transistors à effet de champ de faible dimensionnalité | |
Qin | Challenges and solutions of 2-D (3-D) device doping process and doping profiling metrology | |
Gothe | Study of Effect of Energy Filtering on Subthreshold Slope of Transistors | |
Petkov et al. | Electron Beam Lithography and Dimensional Metrology for Spin-Based Quantum Devices on Ge, Ge/Si and Geoi Substrates |