Nothing Special   »   [go: up one dir, main page]

Beigne et al., 2014 - Google Patents

A 460 mhz at 397 mv, 2.6 ghz at 1.3 v, 32 bits vliw dsp embedding f max tracking

Beigne et al., 2014

View PDF
Document ID
15087967860138442696
Author
Beigne E
Valentian A
Miro-Panades I
Wilson R
Flatresse P
Abouzeid F
Benoist T
Bernard C
Bernard S
Billoint O
Clerc S
Giraud B
Grover A
Le Coz J
Noel J
Thomas O
Thonnart Y
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

Wide voltage range operation for DSPs brings more versatility to achieve high energy efficiency in mobile applications. This paper describes a 32 bits DSP fabricated in 28 nm Ultra Thin Body and Box FDSOI technology. Body Biasing Voltage (VBB) scaling from 0 V up …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Beigne et al. A 460 mhz at 397 mv, 2.6 ghz at 1.3 v, 32 bits vliw dsp embedding f max tracking
Lutkemeier et al. A 65 nm 32 b subthreshold processor with 9T multi-Vt SRAM and adaptive supply voltage control
Levi et al. Low voltage dual mode logic: Model analysis and parameter extraction
Ikenaga et al. A 27% active-power-reduced 40-nm CMOS multimedia SoC with adaptive voltage scaling using distributed universal delay lines
Koike et al. A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop
Kapoor et al. Digital systems power management for high performance mixed signal platforms
Elsharkasy et al. Reliability enhancement of low-power sequential circuits using reconfigurable pulsed latches
Banerjee et al. Novel low-overhead operand isolation techniques for low-power datapath synthesis
Chen et al. Robust design of high fan-in/out subthreshold circuits
Gebregiorgis et al. Fine-grained energy-constrained microprocessor pipeline design
Ghosh et al. Aspects of low-power high-speed CMOS VLSI design: A review
Nejat et al. A novel circuit topology for clock-gating-cell suitable for sub/near-threshold designs
Zhou et al. Near-threshold processor design techniques for power-constrained computing devices
Gupta et al. Comparative analysis and optimization of active power and delay of 1-bit full adder at 45 nm technology
Wang et al. PNS-FCR: Flexible charge recycling dynamic circuit technique for low-power microprocessors
Le Huy et al. Optimising Power-Performance in SOI-based Null Convention Logic
Koteswara Rao et al. Low power register design with integration clock gating and power gating
Mongiya et al. A Review on Designing of Power and Delay Efficient 10T and 14T SRAM Cell
Kumar Sharma et al. Multi-Voltage Design of RISC Processor for Low Power Application: A Survey
Dhanumjaya et al. Design and modeling of power efficient, high performance 32-bit ALU through advanced HDL synthesis
Flynn High performance State Retention with Power Gating applied to CPU subsystems-design approaches and silicon evaluation
Levi et al. Low-Voltage DML
De et al. Implementation of A Low Power T-Gate Cell Library & Comparison With A Low Power CMOS Equivalent
Jeba Johannah et al. Low-Power Deep-Submicron CMOS Adder Using Optimized Delay Universal Gates
Nakabayashi et al. Low power semi-static TSPC D-FFs using split-output latch