Schnupp et al., 2000 - Google Patents
Electrodeposition of photoresist: optimization of deposition conditions, investigation of lithographic processes and chemical resistanceSchnupp et al., 2000
- Document ID
- 1453596267725565411
- Author
- Schnupp R
- Baumgärtner R
- Kühnhold R
- Ryssel H
- Publication year
- Publication venue
- Sensors and Actuators A: Physical
External Links
Snippet
Electrochemical photoresist deposition is a promising technique in patterning three- dimensional structures in anisotropically etched silicon cavities. This technology allows the fabrication of wafer through-hole interconnections, backside contacts to electrodes and …
- 229920002120 photoresistant polymer 0 title abstract description 16
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/42—Stripping or agents therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20220254644A1 (en) | Pitch Reduction Technology Using Alternating Spacer Depositions During the Formation of a Semiconductor Device and Systems Including Same | |
Kersten et al. | Photolithography on micromachined 3D surfaces using electrodeposited photoresists | |
EP2279517B1 (en) | Methods of forming structures supported by semiconductor substrates | |
Lee et al. | Fabrication of suspended silicon nanowire arrays | |
TW201330053A (en) | Process for imprint patterning materials in thin-film devices | |
Abd Rahman et al. | Design and fabrication of silicon nanowire based sensor | |
Servin et al. | Contact hole shrink by directed self-assembly: Process integration and stability monitored on 300 mm pilot line | |
Schnupp et al. | Electrodeposition of photoresist: optimization of deposition conditions, investigation of lithographic processes and chemical resistance | |
CN106168737B (en) | Chemically amplified resist material, copolymer and photolithography method | |
US10581003B2 (en) | Method for lithograghic patterning of sensitive materials | |
CN111613661A (en) | Tunnel junction, preparation method and application thereof | |
CN104409635B (en) | Organic thin film transistor and manufacturing method thereof, array substrate, and display unit | |
Djenizian et al. | Electron-beam induced nanomasking for metal electrodeposition on semiconductor surfaces | |
NL8202103A (en) | METHOD FOR ETCHING TANTALUM AND SILICON CONTAINING USING REACTIVE ION | |
Villanueva et al. | All-stencil transistor fabrication on 3D silicon substrates | |
Doise et al. | Influence of template fill in graphoepitaxy directed self-assembly | |
Škriniarová et al. | Investigation of the AZ 5214E photoresist by the laser interference, EBDW and NSOM lithographies | |
Borini | Cross-linked PMMA on porous silicon: An effective nanomask for selective silicon etching | |
Tung et al. | Nanoscale phase change memory arrays patterned by block copolymer directed self-assembly | |
CN112265955B (en) | Selective electrochemical etching method for cantilever beam type SOI-MEMS device | |
Letzkus et al. | Si stencil masks for organic thin film transistor fabrication | |
Humaira et al. | Process development of 40 nm silicon nanogap for sensor application | |
Meng et al. | A straightforward and CMOS-compatible nanofabrication technique of periodic SiO2 nanohole arrays | |
Herth et al. | Electron beam nanolithography in AZnLOF 2020 | |
US20160049605A1 (en) | Method for manufacturing an organic electronic device and organic electronic device |