Nothing Special   »   [go: up one dir, main page]

Varshavsky et al., 1999 - Google Patents

Beta-CMOS artificial neuron and implementability limits

Varshavsky et al., 1999

View PDF
Document ID
1455184666490055951
Author
Varshavsky V
Marakhovsky V
Publication year
Publication venue
International Work-Conference on Artificial Neural Networks

External Links

Snippet

The paper is focused on the functional possibilities (class of representable threshold functions), parameter stability and learnability of the artificial learnable neuron implemented on the base of CMOS β-driven threshold element. A neuron β-comparator circuit is …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only

Similar Documents

Publication Publication Date Title
US7747668B2 (en) Product-sum operation circuit and method
Morie et al. An all-analog expandable neural network LSI with on-chip backpropagation learning
US5010512A (en) Neural network having an associative memory that learns by example
US6032140A (en) Low-voltage, very-low-power conductance mode neuron
US11640524B1 (en) General purpose neural processor
Babacan et al. FCS based memristor emulator with associative learning circuit application
Chen et al. Circuit implementation of linguistic-hedge fuzzy logic controller in current-mode approach
Varshavsky et al. Beta-CMOS artificial neuron and implementability limits
GB2267171A (en) Neural network employing absolute value calculating synapse
CN112420841B (en) Negative differential resistance circuit and neuron transistor structure
Kam et al. Spike-Predictable Neuron Circuits with Adaptive Threshold for Low-Power SNN Systems
Shibata et al. A self-learning neural-network LSI using neuron MOSFETs
Kim et al. A programmable analog CMOS synapse for neural networks
US6809558B1 (en) Push-pull output neuron circuit
US6462586B1 (en) Selectability of maximum magnitudes for K-winner take all circuit
US5999643A (en) Switched-current type of hamming neural network system for pattern recognition
Zhao et al. Silicon neuron transistor based on CMOS negative differential resistance (NDR)
Rodríguez Vázquez et al. Accurate design of analog CNN in CMOS digital technologies
US11782680B2 (en) Arithmetic logic unit, multiply-accumulate operation device, multiply-accumulate operation circuit, and multiply-accumulate operation system
Varshavsky et al. The Simple Neuron CMOS Implementation Learnable to Logical Threshold Functions
Tsuruga CMOS IMPLEMENTATION OF AN ARTIFICIAL NUERON LEARNABLE TO ARBITRARY LOGICAL FUNCTIONS
Chiblé OTANPS synapse linear relation multiplier circuit
Moon VLSI design of neural networks using pulse coded weights with on-chip learning capability
CN116451751A (en) Synaptic structure, neural network circuit, integrated memory chip and electronic device for storing positive and negative weights by using single nonvolatile device
Ohlmiller et al. A novel circuit to implement linear threshold logic for digital computations