Nothing Special   »   [go: up one dir, main page]

Varshavsky et al., 1999 - Google Patents

Beta-CMOS artificial neuron and implementability limits

Varshavsky et al., 1999

View PDF
Document ID
1455184666490055951
Author
Varshavsky V
Marakhovsky V
Publication year
Publication venue
International Work-Conference on Artificial Neural Networks

External Links

Snippet

The paper is focused on the functional possibilities (class of representable threshold functions), parameter stability and learnability of the artificial learnable neuron implemented on the base of CMOS β-driven threshold element. A neuron β-comparator circuit is …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only

Similar Documents

Publication Publication Date Title
EP1676225B1 (en) Product-sum operation circuit and method
Morie et al. An all-analog expandable neural network LSI with on-chip backpropagation learning
US5010512A (en) Neural network having an associative memory that learns by example
US6032140A (en) Low-voltage, very-low-power conductance mode neuron
Huayaney et al. Learning in silicon beyond STDP: a neuromorphic implementation of multi-factor synaptic plasticity with calcium-based dynamics
US5696883A (en) Neural network expressing apparatus including refresh of stored synapse load value information
US11640524B1 (en) General purpose neural processor
Babacan et al. FCS based memristor emulator with associative learning circuit application
Varshavsky et al. Beta-CMOS artificial neuron and implementability limits
GB2267171A (en) Neural network employing absolute value calculating synapse
Aamir et al. From LIF to AdEx neuron models: accelerated analog 65 nm CMOS implementation
Varshavsky CMOS artificial neuron on the base of/spl beta/-driven threshold element
Kim et al. A programmable analog CMOS synapse for neural networks
Shibata et al. A self-learning neural-network LSI using neuron MOSFETs
US6809558B1 (en) Push-pull output neuron circuit
US6462586B1 (en) Selectability of maximum magnitudes for K-winner take all circuit
US5999643A (en) Switched-current type of hamming neural network system for pattern recognition
US20230229870A1 (en) Cross coupled capacitor analog in-memory processing device
Varshavsky et al. The Simple Neuron CMOS Implementation Learnable to Logical Threshold Functions
Tsuruga CMOS IMPLEMENTATION OF AN ARTIFICIAL NUERON LEARNABLE TO ARBITRARY LOGICAL FUNCTIONS
Chiblé OTANPS synapse linear relation multiplier circuit
US20210271453A1 (en) Arithmetic logic unit, multiply-accumulate operation device, multiply-accumulate operation circuit, and multiply-accumulate operation system
Masmoudi et al. A hardware implementation of neural network for the recognition of printed numerals
Ohlmiller et al. A novel circuit to implement linear threshold logic for digital computations
Varshavsky et al. Artificial Neurons Based on CMOS β-Driven Threshold Elements with Functional Inputs1