Nothing Special   »   [go: up one dir, main page]

Chen et al., 2022 - Google Patents

Nimble Mapping SSD: Leaning State Mapping Strategy to Increase Reliability of 3D TLC Charge-Trap NAND Flash Memory

Chen et al., 2022

Document ID
13702417621450477193
Author
Chen C
Hsieh J
Publication year
Publication venue
2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA)

External Links

Snippet

With the adoption of vertical stacked structure and charge-trap cell design, 3D NAND flash memory reduces the cost-per-bit and becomes the mainstream in the storage market. Since every operation can cause the damage to NAND flash memory and increase the error bits …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/349Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Free address space management in non-volatile memory
    • G06F12/0246Free address space management in non-volatile memory in block erasable memory, e.g. flash memory
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2211/00Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564Miscellaneous aspects
    • G11C2211/5641Multilevel memory having cells with different number of storage levels
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10Providing a specific technical effect
    • G06F2212/1032Reliability improvement, data loss prevention, degraded operation etc
    • G06F2212/1036Life time enhancement
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Similar Documents

Publication Publication Date Title
US9256530B2 (en) Nonvolatile memory device and sub-block managing method thereof
US6914853B2 (en) Mechanism for efficient wearout counters in destructive readout memory
US9710376B2 (en) Wear leveling for a memory device
US8891300B2 (en) Nonvolatile memory device, memory system having the same and block managing method, and program and erase methods thereof
US7451264B2 (en) Cycle count storage methods
US9281066B2 (en) Dynamically configurable MLC state assignment
US7467253B2 (en) Cycle count storage systems
US6493270B2 (en) Leakage detection in programming algorithm for a flash memory device
US9483339B2 (en) Systems and methods for fast bit error rate estimation
CN101131871B (en) Non-volatile, electrically-programmable memory
US9251900B2 (en) Data scrambling based on transition characteristic of the data
US10108471B2 (en) System and method for utilizing history information in a memory device
US10055267B2 (en) Block management scheme to handle cluster failures in non-volatile memory
US8522115B2 (en) Flash memory device and memory system comprising same
EP2179362B1 (en) Memory system
CN110603529B (en) Sketch-based memory management method and memory device using same
CN113380315B (en) Error correction method, error correction device and data refreshing method of memory
US9053011B2 (en) Selective protection of lower page data during upper page write
Chen et al. Nimble Mapping SSD: Leaning State Mapping Strategy to Increase Reliability of 3D TLC Charge-Trap NAND Flash Memory
US7907444B2 (en) Memory device reference cell programming method and apparatus
TW200949840A (en) Method for increasing reliability of data accessing for a multi-level cell type non-volatile memory
US20240329851A1 (en) Method and data processing apparatus for restructuring input data to be stored in a multi-level nand flash memory
US20120311243A1 (en) Method for increasing reliability of data accessing for a multi-level cell type non-volatile memory
US20230015496A1 (en) Nonvolatile memory device, controller for controlling the same, storage device having the same, and method of operating the same
Salamin Data-Aware 3-D TLC NAND Flash Memory Reliability Optimization