Galajda et al., 2011 - Google Patents
The control of a memory cell with the multiple stable statesGalajda et al., 2011
View PDF- Document ID
- 13635534550710113260
- Author
- Galajda P
- Guzan M
- Špány V
- Publication year
- Publication venue
- Proceedings of 21st International Conference Radioelektronika 2011
External Links
Snippet
The subject of this paper is control of a memory cell with the multiple stable states consisting of two resonant tunnel diodes (RTDs). One of the RTDs is an element and the other represents a load. The circuit can be described with a third-order system so that its state …
- 230000015654 memory 0 title abstract description 23
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10339202B2 (en) | Resistive memory arrays for performing multiply-accumulate operations | |
| Kvatinsky et al. | Memristor-based IMPLY logic design procedure | |
| Kvatinsky et al. | MAGIC—Memristor-aided logic | |
| Shin et al. | Reconfigurable stateful NOR gate for large-scale logic-array integrations | |
| US8773167B2 (en) | Implementing logic circuits with memristors | |
| US20160020766A1 (en) | Non-volatile boolean logic operation circuit and operation method thereof | |
| CN102811051B (en) | Memristor-based logical gate circuit | |
| AU2017237713B2 (en) | Superconducting cell array logic circuit system | |
| Galajda et al. | The control of a memory cell with the multiple stable states | |
| US9319047B2 (en) | Computation of boolean formulas using sneak paths in crossbar computing | |
| Shin et al. | Resistive computing: Memristors-enabled signal multiplication | |
| Shin et al. | Compact circuit model and hardware emulation for floating memristor devices | |
| CN103811058B (en) | Nonvolatile memory based on memristor, read-write erasing operational approach and test circuit | |
| CN105825885A (en) | Multilevel memory cell based on memristor, read-write circuit and operation method thereof | |
| EP2736044B1 (en) | Rram implication logic gates | |
| Sharad et al. | Spin neuron for ultra low power computational hardware | |
| US11189345B2 (en) | Method for implementing logic calculation based on a crossbar array structure of resistive switching device | |
| Jabeur et al. | Ultra‐energy‐efficient CMOS/magnetic non‐volatile flip‐flop based on spin‐orbit torque device | |
| Soni et al. | Energy efficient ternary computation unit using differential spin Hall effect MRAM | |
| US20240282360A1 (en) | Memristor-based in-memory logic circuit and in-memory logic computation system, and applications | |
| Zhu et al. | Memristive stateful logic with N-modular redundancy error correction design towards high reliability | |
| US10250246B2 (en) | Programmable neuromorphic device | |
| EP3188191A1 (en) | Circuit for shift operation and array circuit | |
| US9692413B2 (en) | Configurable exclusive-OR / exclusive-NOR gate using magneto-electric tunnel junctions | |
| CN105210297B (en) | Realize the circuit of XOR, realize same or computing circuit and array circuit |