Nothing Special   »   [go: up one dir, main page]

Shan et al., 2006 - Google Patents

Packaging considerations for high-speed single-ended and differential nets

Shan et al., 2006

Document ID
13557683770616326072
Author
Shan L
Kapur M
Kwark Y
Fitter M
Publication year
Publication venue
56th Electronic Components and Technology Conference 2006

External Links

Snippet

In this paper, the differences in packaging performance between single-ended and differential signaling schemes are studied numerically and validated with measurements. Typical on-board nets were used for the comparisons at various data-rates to capture …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, and noise or electromagnetic interference
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09236—Parallel layout
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09627—Special connections between adjacent vias, not for grounding vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Similar Documents

Publication Publication Date Title
Fan et al. Signal integrity design for high-speed digital circuits: Progress and directions
US9515031B2 (en) Mitigation of far-end crosstalk induced by routing and out-of-plane interconnects
US7446624B2 (en) Transmission line and wiring forming method
Gu et al. High-density silicon carrier transmission line design for chip-to-chip interconnects
Kim et al. Channel design methodology for 28Gb/s SerDes FPGA applications with stacked silicon interconnect technology
Lim et al. ASIC package design optimization for 10 Gbps and above backplane SerDes links
US20050011674A1 (en) Via and via landing structures for smoothing transitions in multi-layer substrates
US7504587B2 (en) Parallel wiring and integrated circuit
Cheng et al. Enhanced microstrip guard trace for ringing noise suppression using a dielectric superstrate
Shan et al. Packaging considerations for high-speed single-ended and differential nets
Scharff et al. Hardware verification of via crosstalk cancellation for differential BGA-to-BGA links
Chun et al. Package and printed circuit board design of a 19.2 Gb/s data link for high-performance computing
Rowlands et al. Simulation and measurement of high speed serial link performance in a dense, thin core flip chip package
Kim et al. 3D strip meander delay line structure for multilayer LTCC-based SiP applications
Beyene et al. Design, modeling, and hardware correlation of a 3.2 Gb/s/pair memory channel
Zhang et al. Design and modeling for chip-to-chip communication at 20 Gbps
Na et al. Design optimization for isolation in high wiring density packages with high speed SerDes links
Ryu et al. Signal Integrity Analysis of Notch-Routing to Reduce Near-End Crosstalk for Tightly Coupled and Short Microstrip Channel
Chada et al. Crosstalk impact of periodic-coupled routing on eye opening of high-speed links in PCBs
Wu Micro-Cables out of High-Speed Communication Chip through Embedded Wires in the Package Substrate
Gu et al. Efficient parametric modeling and analysis for backplane channel characterization
De Araujo et al. Co-design optimization of laminate substrates for high speed applications
Hu et al. Design-performance aspects of Glass Ceramic in comparison to Alumina Ceramic and organic FCPBGA packages for high link densities of high speed SerDes
Yuan et al. Design and modeling of a 3.2 Gbps/pair memory channel
Beyene et al. Electromagnetic modeling methodologies and design challenges of packages for 6.4-12.8 Gbps chip-to-chip interconnects