Hatem et al., 2001 - Google Patents
VLSI architecture of QMF for DWT integrated systemHatem et al., 2001
- Document ID
- 13381136059822073709
- Author
- Hatem H
- El-Matbouly M
- Hamdy N
- Shehata K
- Publication year
- Publication venue
- Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No. 01CH37257)
External Links
Snippet
Wavelet transform has become a suitable tool for DSP signal manipulation especially in image compression. A VLSI implementation of a CMOS circuit realizing a Discrete Wave Transform (DWT) for Daubecchie's 6 using a novel realization of Quadrature Mirror Filter …
- 235000019800 disodium phosphate 0 abstract description 4
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0628—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing the input and output signals being derived from two separate clocks, i.e. asynchronous sample rate conversion
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
- H03H17/0225—Measures concerning the multipliers
- H03H17/0226—Measures concerning the multipliers comprising look-up tables
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
- G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/15—Correlation function computation including computation of convolution operations
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5875122A (en) | Integrated systolic architecture for decomposition and reconstruction of signals using wavelet transforms | |
US6178269B1 (en) | Architecture for computing a two-dimensional discrete wavelet transform | |
Liu | Novel parallel architectures for short-time Fourier transform | |
CN106817106A (en) | A kind of parallel FIR filtering methods and FIR filter | |
Paliwal et al. | Comparative study of FFA architectures using different multiplier and adder topologies | |
US6684235B1 (en) | One-dimensional wavelet system and method | |
Zhang et al. | Efficient design of orthonormal wavelet bases for signal representation | |
US6393066B1 (en) | Efficient digital channelizer system and method of operation thereof | |
JP3457612B2 (en) | Digital channelizer with efficient architecture for discrete Fourier transform and its operation | |
Paliouras et al. | A novel algorithm for accurate logarithmic number system subtraction | |
Hatem et al. | VLSI architecture of QMF for DWT integrated system | |
Rao et al. | An efficient reconfigurable FIR filter for dynamic filter order variation | |
JP3361309B2 (en) | Digital channelizer with efficient architecture for selective presumed discrete Fourier transform of real or complex data and method of operation thereof | |
JP3355320B2 (en) | Digital channelizer having an efficient architecture for window presum calculating window presum within one clock period using distributed arithmetic | |
EP0769225B1 (en) | Signal processing circuit | |
Roza | Recursive bitstream conversion: The reverse mode | |
Chodoker et al. | Multiple Constant Multiplication Technique for Configurable Finite Impulse Response Filter Design | |
Huang et al. | A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain using Carry-Save format numbers | |
Cox et al. | Discrete wavelet transform signal analyzer | |
Carletta et al. | Practical considerations in the synthesis of high performance digital filters for implementation on FPGAs | |
Meyer-Base et al. | Optimal algebraic integer implementation with application to complex frequency sampling filters | |
Sree et al. | High performance RNS based DWPT for Image processing application | |
Tsunekawa et al. | VLSI design and evaluation of high‐performance multiprocessor for state‐space digital filters using block‐state realization | |
Das et al. | A low complexity architecture for complex discrete wavelet transform | |
Williams | An expandable single-IC digital filter/correlator |