Nothing Special   »   [go: up one dir, main page]

Okuhara et al., 2018 - Google Patents

Asymmetric body bias control with low-power fd-soi technologies: Modeling and power optimization

Okuhara et al., 2018

Document ID
13166295658344449416
Author
Okuhara H
Ahmed A
Kühn J
Amano H
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

Body bias control is a fundamental technique widely used to provide an efficient tradeoff between leakage power and performance in ultralow-power systems. Therefore, a lot of research about power optimization which provides optimal power supply and body bias …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3296—Power saving by lowering supply or operating voltage
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Similar Documents

Publication Publication Date Title
Ji et al. A 192-pW Voltage Reference Generating Bandgap–$ V_ {\text {th}} $ With Process and Temperature Dependence Compensation
Okuhara et al. Asymmetric body bias control with low-power fd-soi technologies: Modeling and power optimization
Hokimoto et al. Minimum energy point tracking using combined dynamic voltage scaling and adaptive body biasing
Kumar et al. Body bias voltage computations for process and temperature compensation
Rossi et al. A self-aware architecture for PVT compensation and power nap in near threshold processors
Olivieri et al. A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control
Okuhara et al. Digitally assisted on-chip body bias tuning scheme for ultra low-power VLSI systems
Pons et al. Ultra low-power standard cell design using planar bulk CMOS in subthreshold operation
Okuhara et al. Power optimization methodology for ultralow power microcontroller with silicon on thin BOX MOSFET
Yao Dual-threshold voltage design of sub-threshold circuits
Sengupta et al. Generalized power-delay metrics in deep submicron CMOS designs
Roy et al. Multiple-V/sub dd/multiple-V/sub th/CMOS (MVCMOS) for low power applications
AKM et al. Circuit techniques for device-circuit interaction toward minimum energy operation
Mohanty et al. Modeling and reduction of gate leakage during behavioral synthesis of nanoCMOS circuits
Chen et al. Variation-aware supply voltage assignment for minimizing circuit degradation and leakage
Okamura et al. Independent n-well and p-well biasing for minimum leakage energy operation
Hokimoto et al. All-digital on-chip heterogeneous sensors for tracking the minimum energy point of processors
Du et al. DSC-TRCP: Dynamically self-calibrating tunable replica critical paths based timing monitoring for variation resilient circuits
Nagai et al. A DLL-based body bias generator for minimum energy operation with independent P-well and N-well bias
Nagai et al. A DLL-Based Body Bias Generator with Independent P-Well and N-Well Biasing for Minimum Energy Operation
Shiomi et al. Minimum energy point tracking with all-digital on-chip sensors
Sonoda et al. Dynamic supply and threshold voltage scaling towards runtime energy optimization over a wide operating performance region
Ghosh et al. A centralized supply voltage and local body bias-based compensation approach to mitigate within-die process variation
Slimani et al. Multiple threshold voltage for glitch power reduction
Kumar et al. A design methodology for temperature variation insensitive low power circuits