Nothing Special   »   [go: up one dir, main page]

Tsormpatzoglou et al., 2012 - Google Patents

A Lambert-function charge-based methodology for extracting electrical parameters of nanoscale FinFETs

Tsormpatzoglou et al., 2012

View PDF
Document ID
13160411753733582231
Author
Tsormpatzoglou A
Papathanasiou K
Fasarakis N
Tassis D
Ghibaudo G
Dimitriadis C
Publication year
Publication venue
IEEE transactions on electron devices

External Links

Snippet

We developed a new Y-based methodology for extracting the electrical parameters in modern nanoscale double-gate and triple-gate FinFET devices. Using the drain-current equation in the linear region, which involves the Lambert W-function of the charge at the …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof

Similar Documents

Publication Publication Date Title
Trevisoli et al. Surface-potential-based drain current analytical model for triple-gate junctionless nanowire transistors
Monaghan et al. Determination of electron effective mass and electron affinity in HfO2 using MOS and MOSFET structures
Fasarakis et al. Compact model of drain current in short-channel triple-gate FinFETs
Djeffal et al. A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs
Chebaki et al. Improved analog/RF performance of double gate junctionless MOSFET using both gate material engineering and drain/source extensions
Fasarakis et al. Compact modeling of nanoscale trapezoidal FinFETs
Tsormpatzoglou et al. A Lambert-function charge-based methodology for extracting electrical parameters of nanoscale FinFETs
Prégaldiny et al. Accounting for quantum mechanical effects from accumulation to inversion, in a fully analytical surface-potential-based MOSFET model
Oproglidis et al. Analytical drain current compact model in the depletion operation region of short-channel triple-gate junctionless transistors
Ioannidis et al. Drain-current flicker noise modeling in nMOSFETs from a 14-nm FDSOI technology
Jazaeri et al. Modeling asymmetric operation in double-gate junctionless FETs by means of symmetric devices
Rudenko et al. Method for extracting doping concentration and flat-band voltage in junctionless multigate MOSFETs using 2-D electrostatic effects
Trevisoli et al. A new method for series resistance extraction of nanometer MOSFETs
Trevisoli et al. Analytical model for the dynamic behavior of triple-gate junctionless nanowire transistors
Tsormpatzoglou et al. Analytical modelling for the current–voltage characteristics of undoped or lightly-doped symmetric double-gate MOSFETs
Nandi et al. Accurate analytical modeling of junctionless DG-MOSFET by green's function approach
Reddy et al. Enhanced performance double-gate junction-less tunnel field effect transistor for bio-sensing application
Fasarakis et al. Compact capacitance model of undoped or lightly doped ultra-scaled triple-gate FinFETs
Bae et al. Compact modeling of the subthreshold characteristics of junctionless double-gate FETs including the source/drain extension regions
Semwal et al. Insights into unconventional behaviour of negative capacitance transistor through a physics-based analytical model
Thakur et al. Performance reliability of ultra-thin Si-SiO2, Si-Al2O3, Si-ZrO2 and Si-HfO2 interface in rectangular steep retrograded nano-regimes devices
Gaubert et al. Carrier mobility in field-effect transistors
Lee et al. Defect spectroscopy of sidewall interfaces in gate-all-around silicon nanosheet FET
Narang et al. Drain current model for double gate (DG) pnin TFET: Accumulation to inversion region of operation
Shin et al. Experimental and theoretical investigation of magnetoresistance from linear regime to saturation in 14-nm FD-SOI MOS devices