Nothing Special   »   [go: up one dir, main page]

Hamzaoglu et al., 2002 - Google Patents

Analysis of dual-V/sub T/SRAM cells with full-swing single-ended bit line sensing for on-chip cache

Hamzaoglu et al., 2002

Document ID
12837955437849362102
Author
Hamzaoglu F
Ye Y
Keshavarzi A
Zhang K
Narendra S
Borkar S
Stan M
De V
Publication year
Publication venue
IEEE Transactions on very large scale integration (VLSI) systems

External Links

Snippet

This paper compares different high-V/sub T/and dual-V/sub T/design choices for a large on- chip cache with single-ended sensing in a 0.13/spl mu/m technology generation. The analysis shows that the best design is the one using a dual-V/sub T/cell, with minimum …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/06—Sense amplifier related aspects
    • G11C2207/065—Sense amplifier drivers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by G11C11/00
    • G11C5/14—Power supply arrangements, e.g. Power down/chip (de)selection, layout of wiring/power grids, multiple supply levels
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback

Similar Documents

Publication Publication Date Title
Hamzaoglu et al. Dual-Vt SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 μm technology generation
Hamzaoglu et al. Analysis of dual-V/sub T/SRAM cells with full-swing single-ended bit line sensing for on-chip cache
Krishnarnurthy et al. High-performance and low-power challenges for sub-70 nm microprocessor circuits
Liu et al. Characterization of a novel nine-transistor SRAM cell
Sachdeva et al. Design of a stable low power 11-T static random access memory cell
US7403412B2 (en) Integrated circuit chip with improved array stability
Moghaddam et al. An ultra-low-power 9T SRAM cell based on threshold voltage techniques
Turi et al. Effective low leakage 6T and 8T FinFET SRAMs: using cells with reverse-biased FinFETs, near-threshold operation, and power gating
Aly et al. Novel 7T SRAM cell for low power cache design
Sharma et al. A 220 mV robust read-decoupled partial feedback cutting based low-leakage 9T SRAM for Internet of Things (IoT) applications
Sachdeva et al. Design of low power half select free 10T static random-access memory cell
Jiao et al. Low power and robust memory circuits with asymmetrical ground gating
Abbasian A highly stable low-energy 10T SRAM for near-threshold operation
Raychowdhury et al. A feasibility study of subthreshold SRAM across technology generations
Dolatshah et al. A sub-threshold 10T FinFET SRAM cell design for low-power applications
Azizi et al. An asymmetric SRAM cell to lower gate leakage
Faraji et al. New SRAM design using body bias technique for low‐power and high‐speed applications
Singh et al. Leakage power reduction techniques of 45 nm static random access memory (SRAM) cells
Mishra et al. Design of SRAM cell using Voltage Lowering and Stacking Techniques for Low Power Applications
Lorenzo et al. Optimal body bias to control stability, leakage and speed in SRAM cell
Limachia et al. Characterization of a novel 10T SRAM cell with improved data stability and delay performance for 20-nm tri-gated FinFET technology
Krishnamurthy et al. High-performance and low-voltage challenges for sub-45nm microprocessor circuits
Haq et al. Improved Stability for Robust and Low-Power SRAM Cell Using FinFET Technology.
Praveen et al. Design of Enhanced Reversible 9T SRAM Design for the Reduction in Sub-threshold Leakage Current with14nm FinFET Technology
Hentrich et al. Performance evaluation of SRAM cells in 22nm predictive CMOS technology