Nothing Special   »   [go: up one dir, main page]

Chang, 2012 - Google Patents

Design of an 8192-point sequential I/O FFT chip

Chang, 2012

View PDF
Document ID
12804637082677432697
Author
Chang Y
Publication year
Publication venue
Proc. World congress eng. comp. science

External Links

Snippet

This paper presents an efficient VLSI design of 8kpoint pipeline fast Fourier transform (FFT) processor capable of producing the sequential order output. The proposed FFT architecture is derived based on the modified delay feed-forward data commutator, and processes the …
Continue reading at www.iaeng.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Similar Documents

Publication Publication Date Title
Huang et al. A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15. 3c systems
Wang et al. A combined SDC-SDF architecture for normal I/O pipelined radix-2 FFT
Yang et al. MDC FFT/IFFT processor with variable length for MIMO-OFDM systems
Lin et al. A dynamic scaling FFT processor for DVB-T applications
Chang An efficient VLSI architecture for normal I/O order pipeline FFT design
Yu et al. Area-efficient 128-to 2048/1536-point pipeline FFT processor for LTE and mobile WiMAX systems
Zhong et al. A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring
Xia et al. A memory-based FFT processor design with generalized efficient conflict-free address schemes
Huang et al. A green FFT processor with 2.5-GS/s for IEEE 802.15. 3c (WPANs)
Chen et al. Continuous-flow parallel bit-reversal circuit for MDF and MDC FFT architectures
Liu et al. A pipelined architecture for normal I/O order FFT
Joshi FFT architectures: a review
Chang Design of an 8192-point sequential I/O FFT chip
Lin et al. Low-cost FFT processor for DVB-T2 applications
Patil et al. An area efficient and low power implementation of 2048 point FFT/IFFT processor for mobile WiMAX
Wang et al. Accelerating 2D FFT with non-power-of-two problem size on FPGA
Wang et al. An area-and energy-efficient hybrid architecture for floating-point FFT computations
Xiao et al. Low-cost reconfigurable VLSI architecture for fast fourier transform
Takala et al. Butterfly unit supporting radix-4 and radix-2 FFT
Kumar et al. Implementation of Area Efficient Pipelined R2 2 SDF FFT Architecture
Hazarika et al. Energy efficient VLSI architecture of real‐valued serial pipelined FFT
Hazarika et al. Low-complexity continuous-flow memory-based FFT architectures for real-valued signals
Kallapu et al. DRRA-based Reconfigurable Architecture for Mixed-Radix FFT
Wenqi et al. Design of fixed-point high-performance FFT processor
Ahmed A low-power time-interleaved 128-point FFT for IEEE 802.15. 3c standard