Nothing Special   »   [go: up one dir, main page]

Smith et al., 2020 - Google Patents

Experimental verification of the effectiveness of a new circuit to mitigate single event upsets in a Xilinx Artix-7 field programmable gate array

Smith et al., 2020

Document ID
12856264510105432255
Author
Smith F
Omolo J
Publication year
Publication venue
Microprocessors and Microsystems

External Links

Snippet

A single event transient (SET) filtering technique for the Xilinx Artix-7 Field Programmable Gate Array (FPGA) is investigated experimentally. The technique combines AND–OR gate circuits to provide a single circuit that can dissipate SETs irrespective of whether the input …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails

Similar Documents

Publication Publication Date Title
Wirthlin High-reliability FPGA-based systems: Space, high-energy physics, and beyond
Wirthlin et al. The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets
Adell et al. Assessing and mitigating radiation effects in Xilinx SRAM FPGAs
Nidhin et al. Understanding radiation effects in SRAM-based field programmable gate arrays for implementing instrumentation and control systems of nuclear power plants
Chen et al. Characterization of heavy-ion-induced single-event effects in 65 nm bulk CMOS ASIC test chips
Tang et al. Soft error reliability in advanced CMOS technologies-trends and challenges
Kastensmidt et al. Designing and testing fault-tolerant techniques for sram-based fpgas
Sterpone et al. A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs
Keren et al. Characterization and mitigation of single-event transients in Xilinx 45-nm SRAM-based FPGA
US8892967B2 (en) Measurement device and measurement method
Heijmen et al. Soft-error rate testing of deep-submicron integrated circuits
Brosser et al. SEU mitigation techniques for advanced reprogrammable FPGA in space
Smith A new methodology for single event transient suppression in flash FPGAs
Villalta et al. Estimating the SEU failure rate of designs implemented in FPGAs in presence of MCUs
Aketi et al. Single-error hardened and multiple-error tolerant guarded dual modular redundancy technique
Smith et al. Experimental verification of the effectiveness of a new circuit to mitigate single event upsets in a Xilinx Artix-7 field programmable gate array
Wang et al. Single event upset mitigation techniques for FPGAs utilized in nuclear power plant digital instrumentation and control
Smith Single event upset mitigation by means of a sequential circuit state freeze
Andjelkovic et al. A particle detector based on pulse stretching inverter chain
Leong et al. Fast radiation monitoring in FPGA-based designs
Sootkaneung et al. Gate input reconfiguration for combating soft errors in combinational circuits
Anghel et al. Cost reduction and evaluation of a temporary faults-detecting technique
Prasanth et al. Robust detection of soft errors using delayed capture methodology
Sharma et al. Fault Injection Controller Based Framework to Characterize Multiple Bit Upsets for FPGA Designs
Timmaraju et al. Input-Output Logic based Fault-Tolerant Design Technique for SRAM-based FPGAs