Gao et al., 2016 - Google Patents
DRAF: A low-power DRAM-based reconfigurable acceleration fabricGao et al., 2016
View PDF- Document ID
- 12439533715056712476
- Author
- Gao M
- Delimitrou C
- Niu D
- Malladi K
- Zheng H
- Brennan B
- Kozyrakis C
- Publication year
- Publication venue
- ACM SIGARCH Computer Architecture News
External Links
Snippet
FPGAs are a popular target for application-specific accelerators because they lead to a good balance between flexibility and energy efficiency. However, FPGA lookup tables introduce significant area and power overheads, making it difficult to use FPGA devices in …
- 239000004744 fabric 0 title abstract description 36
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write (R-W) circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selections, chip selection, array selection
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Gao et al. | DRAF: A low-power DRAM-based reconfigurable acceleration fabric | |
Aly et al. | The N3XT approach to energy-efficient abundant-data computing | |
Angizi et al. | Redram: A reconfigurable processing-in-dram platform for accelerating bulk bit-wise operations | |
US11614878B2 (en) | Apparatuses and methods for data movement | |
US20210181969A1 (en) | Apparatuses and methods for data movement | |
Kim et al. | GradPIM: A practical processing-in-DRAM architecture for gradient descent | |
CN109328343B (en) | Non-volatile storage system with compute engine to accelerate big data applications | |
US10515135B1 (en) | Data format suitable for fast massively parallel general matrix multiplication in a programmable IC | |
CN107408404B (en) | Apparatus and methods for memory devices as storage of program instructions | |
Zhu et al. | A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing | |
Garofalo et al. | A heterogeneous in-memory computing cluster for flexible end-to-end inference of real-world deep neural networks | |
JP2018073402A (en) | Dram-based processing unit | |
JP2018073452A (en) | DRAM-based processing unit | |
Akın et al. | Understanding the design space of dram-optimized hardware FFT accelerators | |
JP2019537104A (en) | Mechanism for improving data locality of distributed GPU | |
Lee et al. | Leveraging power-performance relationship of energy-efficient modern DRAM devices | |
Lee et al. | Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic | |
Paul et al. | MAHA: An energy-efficient malleable hardware accelerator for data-intensive applications | |
Chang et al. | DASM: Data-streaming-based computing in nonvolatile memory architecture for embedded system | |
US11094355B1 (en) | Memory chip or memory array for wide-voltage range in-memory computing using bitline technology | |
Oliveira et al. | MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing | |
Santos et al. | Survey on near-data processing: Applications and architectures | |
Wu et al. | PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers | |
Akin et al. | FFTs with near-optimal memory access through block data layouts: Algorithm, architecture and design automation | |
Zha et al. | IMEC: A fully morphable in-memory computing fabric enabled by resistive crossbar |