Nothing Special   »   [go: up one dir, main page]

Akella et al., 1991 - Google Patents

hopcp: A concurrent hardware description language

Akella et al., 1991

View PDF
Document ID
12316472132829759259
Author
Akella V
Gopalakrishnan G
Publication year

External Links

Snippet

hopCP is a language for the specification, simulation, and synthesis of hardware systems. hopCP captures the behavior of a hardware system by specifying the causal relationships between actions that the system can perform. No specific timing discipline is implied by a …
Continue reading at core.ac.uk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3636—Software debugging by tracing the execution of the program
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/43—Checking; Contextual analysis
    • G06F8/436—Semantic checking
    • G06F8/437—Type checking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/45—Exploiting coarse grain parallelism in compilation, i.e. parallelism between groups of instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3604—Software analysis for verifying properties of programs
    • G06F11/3608—Software analysis for verifying properties of programs using formal methods, e.g. model checking, abstract interpretation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/20—Software design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design

Similar Documents

Publication Publication Date Title
Edwards et al. Design of embedded systems: Formal models, validation, and synthesis
Mauw et al. A process specification formalism
Kern et al. Formal verification in hardware design: a survey
Inverardi et al. Static checking of system behaviors using derived component assumptions
Thiele et al. Funstate-an internal design representation for codesign
Potop-Butucaru et al. The synchronous hypothesis and synchronous languages
Cyre Capture, integration, and analysis of digital system requirements with conceptual graphs
Tian et al. Tydi-lang: A language for typed streaming hardware
Coelho et al. Analysis and synthesis of concurrent digital circuits using control-flow expressions
Chau et al. A hierarchical approach to self-timed circuit verification
Bhattacharyya Formal modelling and analysis of dynamic reconfiguration of dependable systems
Akella et al. hopcp: A concurrent hardware description language
Akella An integrated framework for high-level synthesis of self-timed circuits
Potop-Butucaru et al. Synchronous hypothesis and polychronous languages
Wang et al. On process-algebraic verification of asynchronous circuits
Mathaikutty Metamodeling driven IP reuse for system-on-chip integration and microprocessor design
Edwards et al. Efficient code generation from SHIM models
Cerny Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method
Roychoudhury et al. Automatic generation of protocol converters from scenario-based specifications
Khan Model-based design for on-chip systems using and extending Marte and IP-XACT
Conway Towards parallel Mercury
Wu Formal Verification of Asynchronous VLSI Design Flow
Balarin et al. High Level Synthesis
Mathaikutty et al. Metamodeling-driven IP reuse for SoC integration and microprocessor design
Roychoudhury et al. Communicating transaction processes: An MSC-based model of computation for reactive embedded systems