Nothing Special   »   [go: up one dir, main page]

Genius et al., 2020 - Google Patents

High-level Partitioning and Design Space Exploration for Cyber Physical Systems.

Genius et al., 2020

View PDF
Document ID
1226022110279363744
Author
Genius D
Bournias I
Apvrille L
Chotin R
Publication year
Publication venue
MODELSWARD

External Links

Snippet

Virtual prototyping and co-simulation of mixed analog/digital embedded systems have emerged as a promising research topic, but usually assume an already Hardware/Software partitioned system. The paper presents a new approach for high-level system partitioning of …
Continue reading at www.scitepress.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/68—Processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3457—Performance evaluation by simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G06F8/34—Graphical or visual programming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T17/00—Three dimensional [3D] modelling, e.g. data description of 3D objects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
Jiang et al. Pymtl3: A python framework for open-source hardware modeling, generation, simulation, and verification
EP1604312B1 (en) Mixed-level hdl/high-level co-simulation of a circuit design
EP0463301A2 (en) Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof
US20070162268A1 (en) Algorithmic electronic system level design platform
US10114917B1 (en) Systems and methods for mapping executable models to programmable logic device resources
Cafe et al. Multi-paradigm semantics for simulating SysML models using SystemC-AMS
US10846449B1 (en) Conversion of block model-based circuit designs into circuit implementations
Gupta Hardware-software codesign
Genius et al. High-level Partitioning and Design Space Exploration for Cyber Physical Systems.
Venkataramani et al. Model-based hardware design
Ungureanu et al. Formal design, co-simulation and validation of a radar signal processing system
Genius et al. Model-Based Virtual Prototyping of CPS: Application to Bio-Medical Devices
Meyassed et al. A framework for the development of hybrid models
Torres-Huitzil et al. Hardware/software codesign for embedded implementation of neural networks
Keutzer The need for formal methods for integrated circuit design
Logaras et al. Python facilitates the rapid prototyping and hw/sw verification of processor centric SoCs for FPGAs
Calderón et al. The METASAT Model-Based Engineering Workflow and Digital Twin Concept
Bondalapati et al. DRIVE: An interpretive simulation and visualization environment for dynamically reconfigurable systems
Kuusilinna et al. Real-time system-on-a-chip emulation: emulation driven system design with direct mapped virtual components
Saha EVALUATION OF OPEN-SOURCE EDA TOOL “EDA PLAYGROUND”
Vrinceanu Random-Based Model Generation for the Evaluation of Logic Synthesis Performance
Baguma High level synthesis of fpga-based digital filters
Genius et al. Hardware/Software/Analog System Partitioning with SysML and SystemC-AMS
Ahmadi-Pour et al. RISC-V AMS VP: An Open Source Evaluation Platform for Cyber-Physical Systems
Manjunath Design Space Exploration for SODA (Software-Defined Accelerator)