Kim et al., 1999 - Google Patents
NMOS energy recovery logicKim et al., 1999
View PDF- Document ID
- 11779461814427450384
- Author
- Kim C
- Yoo S
- Kiang S
- Publication year
- Publication venue
- Proceedings Ninth Great Lakes Symposium on VLSI
External Links
Snippet
In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping techniques. NERL shows full output voltage swing, insensitivity …
- 238000011084 recovery 0 title abstract description 12
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Lim et al. | A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems | |
Mohan et al. | Ultrafast pipelined arithmetic using quantum electronic devices | |
Zhao et al. | Low power and high speed explicit-pulsed flip-flops | |
Jou et al. | A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design | |
Damle et al. | Comparative analysis of different types of full adder circuits | |
Rjoub et al. | Low-power/low-swing domino CMOS logic | |
Kim et al. | Low-power adiabatic computing with NMOS energy recovery logic | |
Kim et al. | NMOS energy recovery logic | |
Mateo et al. | Design and implementation of a 5/spl times/5 trits multiplier in a quasi-adiabatic ternary CMOS logic | |
Limniotis et al. | A design technique for energy reduction in NORA CMOS logic | |
Chang et al. | Complementary pass-transistor energy recovery logic for low-power applications | |
Ng et al. | A novel adiabatic register file design | |
Thoidis et al. | Multiple-valued logic voltage-mode storage circuits based on true-single-phase clocked logic | |
Haixia et al. | Design of low-power quaternary flip-flop based on dynamic source-coupled logic | |
Purohit et al. | Design-space exploration of energy-delay-area efficient coarse-grain reconfigurable datapath | |
Ng et al. | ECRL-based low power flip-flop design | |
Upadhyay et al. | Performance improvement of GFCAL circuits | |
Jain et al. | Sinusoidal power clock based PFAL | |
Khindria et al. | Low Power ALU using Wave Shaping Diode Adiabatic Logic | |
Athas | Low-power VLSI techniques for applications in embedded computing | |
Strollo et al. | Power dissipation in one-latch and two-latch double edge triggered flip-flops | |
Ng et al. | Energy-recovery flip-flop design using improved adiabatic pseudo-domino logic structure | |
Karunakaran | High Performance VLSI Architecture of Multiplexer and Demultiplexer Using various Adiabatic Logic | |
Huang et al. | CMOS differential circuits using charge-redistribution and reduced-swing schemes [logic circuits] | |
Chang et al. | Low power energy recovery complementary pass-transistor logic |