Michard et al., 2016 - Google Patents
0.18-µm CMOS driver optimization for maximum data rate under power and area constraintsMichard et al., 2016
View PDF- Document ID
- 11424255288293978888
- Author
- Michard A
- Ferreira P
- Carpentier J
- Publication year
- Publication venue
- 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)
External Links
Snippet
This paper presents a Mach-Zehnder-based transmitter in 0.18 μm CMOS. An asymmetric driver is proposed to achieve a large output swing on the optical modulator. The logical effort method was applied on each driver block in order to optimize the propagation delay. The …
- 238000005457 optimization 0 title description 7
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6295778B2 (en) | Optical semiconductor device and drive circuit control method | |
| Miller | Optical interconnects to electronic chips | |
| Miller | Are optical transistors the logical next step? | |
| Dupuis et al. | Ultralow crosstalk nanosecond-scale nested 2× 2 Mach–Zehnder silicon photonic switch | |
| US9880405B2 (en) | Slow-light silicon optical modulator | |
| WO2016150263A1 (en) | P-n junction | |
| Sepehrian et al. | CMOS-photonics codesign of an integrated DAC-less PAM-4 silicon photonic transmitter | |
| Liao et al. | A 50-Gb/s PAM4 Si-photonic transmitter with digital-assisted distributed driver and integrated CDR in 40-nm CMOS | |
| Chen et al. | Broadband nonvolatile tunable mode-order converter based on silicon and optical phase change materials hybrid meta-structure | |
| Michard et al. | 0.18-µm CMOS driver optimization for maximum data rate under power and area constraints | |
| Ishihara et al. | An integrated optical parallel adder as a first step towards light speed data processing | |
| Li et al. | Optical look up table | |
| KR20130131070A (en) | Voltage level shifter | |
| Mishra et al. | A hybrid cmos photonic 25gbps microring transmitter with a-0.5–1.2 v direct-coupled drive | |
| US9268890B2 (en) | Designing photonic switching systems utilizing equalized drivers | |
| Moazeni et al. | Microsecond optical switching network of processor SoCs with optical i/o | |
| Cassan et al. | Comparison between electrical and optical global clock distributions for CMOS integrated circuits | |
| Zanzi et al. | Advanced high speed slow-light silicon modulators in the O-band for low power optical interconnects in data centers | |
| Kim et al. | All-optical logic gate using asymmetric 2D photonic crystal MMI for multifunctional operation | |
| US9018984B2 (en) | Driver for high speed electrical-optical modulator interface | |
| Stojanović et al. | Manycore processor networks with monolithic integrated cmos photonics | |
| TWI858188B (en) | Linear photonic processors and related methods | |
| PramodKumar et al. | A Novel Voltage Level-Up Shifter Design for Power Efficient Methods Using Dual Current Mirror Technique | |
| Takahashi et al. | Simulation of high-speed CMOS inverter-based driver for silicon photonic segmented Mach-Zehnder modulator | |
| JP4215806B2 (en) | Semiconductor device |