Nothing Special   »   [go: up one dir, main page]

Das et al., 2008 - Google Patents

RazorII: In situ error detection and correction for PVT and SER tolerance

Das et al., 2008

View PDF
Document ID
11370775149467864016
Author
Das S
Tokunaga C
Pant S
Ma W
Kalaiselvan S
Lai K
Bull D
Blaauw D
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

Traditional adaptive methods that compensate for PVT variations need safety margins and cannot respond to rapid environmental changes. In this paper, we present a design (RazorII) which implements a flip-flop with in situ detection and architectural correction of variation …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G06F1/20—Cooling means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines

Similar Documents

Publication Publication Date Title
Das et al. RazorII: In situ error detection and correction for PVT and SER tolerance
Zhang et al. irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor
Kwon et al. Razor-lite: A light-weight register for error detection by observing virtual supply rails
Bull et al. A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation
Choudhury et al. TIMBER: Time borrowing and error relaying for online timing error resilience
Bowman et al. Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance
Das et al. A self-tuning DVS processor using delay-error detection and correction
Mitra et al. Logic soft errors in sub-65nm technologies design and CAD challenges
Avirneni et al. Low overhead soft error mitigation techniques for high-performance and aggressive designs
Choudhury et al. Time-borrowing circuit designs and hardware prototyping for timing error resilience
Alidash et al. Low-power soft error hardened latch
Valadimas et al. The time dilation technique for timing error tolerance
Yan et al. SVFD: A versatile online fault detection scheme via checking of stability violation
Das et al. Error-resilient design techniques for reliable and dependable computing
Sannena et al. Low overhead warning flip-flop based on charge sharing for timing slack monitoring
Sai et al. Multi-path aging sensor for cost-efficient delay fault prediction
Das et al. Frequency-independent warning detection sequential for dynamic voltage and frequency scaling in ASICs
Valadimas et al. Timing error tolerance in small core designs for SoC applications
Li et al. A low-cost error-tolerant flip-flop against SET and SEU for dependable designs
Elakkumanan et al. Time redundancy based scan flip-flop reuse to reduce SER of combinational logic
Zhang et al. Design for resilience to soft errors and variations
Park et al. An aging-aware flip-flop design based on accurate, run-time failure prediction
Sasaki et al. Circuit and latch capable of masking soft errors with Schmitt trigger
Valadimas et al. Effective timing error tolerance in flip-flop based core designs
Das Razor: A variability-tolerant design methodology for low-power and robust computing